## feATURES

- Dual High Efficiency DC/DC Converters: Step-Up ( $\mathrm{V}_{\text {OUT }}=1.8 \mathrm{~V}$ to 5.25 V , $\mathrm{I}_{\text {SW }}=600 \mathrm{~mA}$ ) Step-Down ( $\mathrm{V}_{\text {OUT }}=0.615 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=400 \mathrm{~mA}$ )
- 1.8V to 5.5V Input Voltage Range
- Up to 94\% Efficiency
- Pin Selectable Burst Mode ${ }^{\circledR}$ Operation
- $45 \mu \mathrm{~A}$ Quiescent Current in Burst Mode Operation
- 1.2MHz (LTC3523) or 2.4MHz (LTC3523-2)

Switching Frequency

- Independent Power Good Indicator Outputs
- Integrated Soft-Start
- Thermal and Overcurrent Protection
- $<2 \mu \mathrm{~A}$ Quiescent Current in Shutdown
- Small 16 -Lead $3 \mathrm{~mm} \times 3 \mathrm{~mm} \times 0.75 \mathrm{~mm}$ QFN Package


## APPLICATIOOS

- Digital Cameras
- Medical Instruments
- Industrial Handhelds
- GPS Navigators


## DESCRIPTIOn

The LTC ${ }^{\circledR} 3523 /$ LTC3523-2 combine a 600 mA step-up DC/DC converter with a 400 mA synchronous step-down DC/DC converter in a tiny $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ package. The $1.2 \mathrm{MHz} / 2.4 \mathrm{MHz}$ switching frequencies minimize the solution footprint while maintaining high efficiency. Both converters feature soft-start and internal compensation, simplifying the design.

Both the step-up and step-down converters are current mode controlled and utilize an internal synchronous rectifier for high efficiency. The step-up supports $0 \%$ duty cycle operation and the step-down converter supports $100 \%$ duty cycle operation to extend battery run time. If the MODE pin is held high, both converters automatically transition between Burst Mode operation and PWM operation improving light load efficiency. Fixed, Iow noise 1.2MHz/2.4MHz PWM operation is selected when MODE is grounded.
The LTC3523/LTC3523-2 provide a sub-2 $\mu \mathrm{A}$ shutdown mode, overtemperature shutdown and current limit protection on both converters. The LTC3523/LTC3523-2 are housed in a 16 -lead $3 \mathrm{~mm} \times 3 \mathrm{~mm} \times 0.75 \mathrm{~mm}$ QFN package.
$\mathbf{\Sigma}$, LT, LTC, LTM and Burst Mode are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners.

## TYPICAL APPLICATION



## ABSOLUTE MAXIMUM RATIOGS

## PIn CONFIGURATIOn

(Note 1)
$\mathrm{V}_{\text {IN1 } 1}, \mathrm{~V}_{\text {IN2 }}, \mathrm{V}_{\text {BAT }}, \mathrm{V}_{\text {OUT }}$ Voltages ................... -0.3 V to 6 V
SHDN1, PG00D1, PGO0D2, FB1 Voltages .. -0.3 V to 6 V
SHDN2, FB2, MODE Voltages ...... -0.3 V to ( $\mathrm{V}_{\mathrm{IN} 2}+0.3 \mathrm{~V}$ )
SW1 Voltage
DC.
0.3 V to 6 V

Pulse < 100ns........................................ -0.3 V to 7 V
SW2 Voltage Pulse < 100ns......... -0.3 V to (VIN2 +0.3 V )
Operating Temperature Range
(Notes 2, 3)
. $40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
Storage Temperature Range.................. $-65^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$


## ORDER InFORMATION

| LEAD FREE FINISH | TAPE AND REEL | PART MARKING | PACKAGE DESCRIPTION | TEMPERATURE RANGE |
| :--- | :--- | :--- | :--- | :--- |
| LTC3523EUD\#PBF | LTC3523EUD\#TRPBF | LCYC | $16-$ Lead $(3 \mathrm{~mm} \times 3 \mathrm{~mm})$ Plastic DFN | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| LTC3523EUD-2\#PBF | LTC3523EUD-2\#TRPBF | LDDR | $16-$ Lead $(3 \mathrm{~mm} \times 3 \mathrm{~mm})$ Plastic DFN | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |

Consult LTC Marketing for parts specified with wider operating temperature ranges.
Consult LTC Marketing for information on non-standard lead based finish parts.
For more information on lead free part marking, go to: http://www.linear.com/leadfree/
For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/

ELECTRICAL CHARACTERISTICS The • denotes the specifications which apply over the full operating
temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. $\mathrm{V}_{\text {IN } 1}=V_{\text {IN2 }}=V_{\text {IN3 }}=2.4 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=3.3 \mathrm{~V}, \mathrm{~V}_{\text {OUT(STEP-DOWN) }}=1.2 \mathrm{~V}$ unless otherwise specified.

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Minimum Start-Up Voltage | $\mathrm{L}_{\text {LOAD }}=1 \mathrm{~mA}$ | $\bullet$ |  | 1.6 | 1.8 | V |
| Frequency Accuracy | $\begin{aligned} & \hline \text { LTC3523 } \\ & \text { LTC3523-2 } \end{aligned}$ | $\bullet$ | $\begin{aligned} & \hline 0.9 \\ & 1.8 \end{aligned}$ | $\begin{aligned} & 1.2 \\ & 2.4 \end{aligned}$ | $\begin{gathered} 1.5 \\ 2.65 \end{gathered}$ | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ |
| Quiescent Current-Shutdown | $V_{\text {SHDN1 }}=V_{\text {SHDN2 }}=0 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V}, \mathrm{~V}_{\text {IN1 }}=\mathrm{V}_{\text {IN2 }}=\mathrm{V}_{\text {BAT }}$ |  |  | 0.5 | 3 | $\mu \mathrm{A}$ |
| Quiescent Current-Sleep | Measured from $\mathrm{V}_{\text {SUPPLY, }} \mathrm{V}_{\text {IN1 }}=\mathrm{V}_{\text {IN2 }}=\mathrm{V}_{\text {BAT }}=2.4 \mathrm{~V}$ |  |  | 45 |  | $\mu \mathrm{A}$ |
| Quiescent Current V ${ }_{\text {OUT }}$ - Sleep | Measured from $\mathrm{V}_{\text {OUT }}=3.3 \mathrm{~V}$ ( ( ote 4) |  |  | 15 |  | $\mu \mathrm{A}$ |
| SHDN1, SHDN2 Input High |  |  | 1 |  |  | V |
| SHDN1, $\overline{\text { SHDN2 }}$ Input Low |  |  |  |  | 0.35 | V |
| SHDN1, $\overline{\text { SHDN2 }}$ Input Current | $V_{\text {SHDN }}=5.5 \mathrm{~V}$ |  |  | 1.4 | 2 | $\mu \mathrm{A}$ |
| PGO0D1, PGO0D2 Threshold | Referenced to the Feedback Voltage |  | -6 | -9 | -14 | \% |
| PG00D1, PG00D2 Low Voltage | $\mathrm{I}_{\text {PGOOD }}=5.5 \mathrm{~mA}$ |  |  | 0.35 |  | V |
| PGO0D1, PGOOD2 Leakage | $V_{\text {PGOOD }}=5.25 \mathrm{~V}$ |  |  | 0.01 | 1 | $\mu \mathrm{A}$ |
| MODE Input High |  |  | 1.0 |  |  | V |
| MODE Input Low |  |  |  |  | 0.35 | V |

ELECTRICAL CHARACTERISTICS The • denotes the specifications which apply ver the tull operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. $\mathrm{V}_{\mathbb{I N} 1}=\mathrm{V}_{I N 2}=\mathrm{V}_{I N 3}=2.4 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=3.3 \mathrm{~V}, \mathrm{~V}_{\text {OUT (STEP-DOWN) }}=1.2 \mathrm{~V}$ unless otherwise specified.

| PARAMETER | CONDITIONS | MIN | TYP | MAX |
| :--- | :--- | ---: | ---: | ---: |
| MODE Leakage Current | V MODE $^{2} 5.5 \mathrm{~V}$ |  | 0.01 | 1 |
| Soft-Start Time |  |  | $\mu \mathrm{A}$ |  |

Step-Up Converter

| Input Voltage Range |  | $\bullet$ | 1.8 |  | 5.25 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Voltage Adjust Range | (Note 6) | $\bullet$ | 1.8 |  | 5.25 | V |
| Feedback Voltage FB1 |  | $\bullet$ | 1.16 | 1.20 | 1.23 | V |
| Feedback Input Current FB1 | $\mathrm{V}_{\text {FB } 1}=1.25 \mathrm{~V}$ |  |  | 0 | 50 | nA |
| N-Channel Switch Leakage | $\mathrm{V}_{\text {SW }}=5.5 \mathrm{~V}$ |  |  | 0.20 | 2 | $\mu \mathrm{A}$ |
| P-Channel Switch Leakage | $\mathrm{V}_{\text {SW }}=5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V}$ |  |  | 0.20 | 2 | $\mu \mathrm{A}$ |
| N-Channel Switch On Resistance | $\begin{aligned} & V_{\text {OUT }}=3.3 \mathrm{~V}, \mathrm{I}_{\text {SW }}=100 \mathrm{~mA} \\ & V_{\text {OUT }}=5 \mathrm{~V}, I_{\text {SW }}=100 \mathrm{~mA} \end{aligned}$ |  |  | $\begin{aligned} & 0.36 \\ & 0.22 \end{aligned}$ |  | $\Omega$ |
| P-Channel Switch On Resistance | $\begin{aligned} & V_{\text {OUT }}=3.3 \mathrm{~V}, \mathrm{I}_{\text {SW }}=100 \mathrm{~mA} \\ & V_{\text {OUT }}=5 \mathrm{~V}, I_{\text {SW }}=100 \mathrm{~mA} \end{aligned}$ |  |  | $\begin{aligned} & 0.33 \\ & 0.31 \end{aligned}$ |  | $\Omega$ |
| Peak Inductor Current | (Note 7) | $\bullet$ | 600 | 1000 |  | mA |
| Current Limit Delay to Output | (Note 6) |  |  | 40 |  | ns |
| Maximum Duty Cycle | $V_{\text {FB }}=1 \mathrm{~V}$ | $\bullet$ | 80 | 87 |  | \% |
| Minimum Duty Cycle | $V_{F B}=1.5 \mathrm{~V}$ | $\bullet$ |  |  | 0 | \% |

Step-Down Converter

| Input Voltage Range |  | $\bullet$ | 1.8 |  | 5.5 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Voltage Range | (Note 6) | $\bullet$ | 0.615 |  | 5.25 | V |
| Feedback Voltage FB2 |  | $\bullet$ | 585 | 600 | 615 | mV |
| Feedback Input Current FB2 | $\mathrm{V}_{\text {FB2 }}=0.625 \mathrm{~V}$ |  |  | 0 | $\pm 50$ | nA |
| Reference Voltage Line Regulation | $\mathrm{I}_{\text {OUT }}=100 \mathrm{~mA}$ (Notes 5, 6) |  |  | 0.04 |  | \%/V |
| Output Voltage Line Regulation | $\mathrm{I}_{\text {OUT }}=100 \mathrm{~mA}, 1.6 \mathrm{~V}<\mathrm{V}_{\text {IN }}<5.5 \mathrm{~V}$ (Note 6) |  |  | 0.04 |  | \%/V |
| Output Voltage Load Regulation | $\mathrm{I}_{\text {OUT }}=0 \mathrm{~mA}$ to 600 mA (Note 6) |  |  | 1.0 |  | \% |
| Maximum Duty Cycle |  |  |  | 100 |  | \% |
| Peak Inductor Current | (Note 7) | $\bullet$ | 400 | 650 |  | mA |
| N-Channel Switch On Resistance | $\mathrm{V}_{\text {IN2 }}=2.4 \mathrm{~V}$ |  |  | 0.33 |  | $\Omega$ |
| P-Channel Switch On Resistance | $\mathrm{V}_{\text {IN2 } 2}=2.4 \mathrm{~V}$ |  |  | 0.58 |  | $\Omega$ |
| SW Leakage | $\mathrm{V}_{\widehat{\text { SHDN2 }}}=0 \mathrm{~V}, \mathrm{~V}_{\text {SW2 }}=0 \mathrm{~V}$ or $5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  | 0.20 | 2 | $\mu \mathrm{A}$ |

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.
Note 2: The LTC3523/LTC3523-2 are guaranteed to meet performance specifications from $0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$. Specifications over the $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ operating temperature range are assured by design, characterization and correlation with statistical process control.
Note 3: The LTC3523/LTC3523-2 include an overtemperature shutdown that is intended to protect the device during momentary overload conditions. Junction temperature will exceed $125^{\circ} \mathrm{C}$ when the overtemperature shutdown is active. Continuous operation above the specified maximum operating junction temperature may impair device reliability.

Note 4: Current is measured into the $\mathrm{V}_{\text {OUT }}$ pin since the supply is bootstrapped to the output for the step-up. The current will reflect to the input supply by: $\left(\mathrm{V}_{\text {OUT }} / V_{\text {IN }}\right) \bullet$ Efficiency. The outputs are not switching in sleep.
Note 5: The LTC3523/LTC3523-2 are tested in a propriety test mode that connects FB2 to the output of the error amplifier.
Note 6: Specification is guaranteed by design and not $100 \%$ tested in production.
Note 7: Current measurements are performed when the LTC3523/
LTC3523-2 are not switching. The current limit values in operation will be somewhat higher due to the propagation delay of the comparator.

## LTC3523/LTC3523-2

TYPICAL P $\in$ RFORMAOCE CHARACT $\in$ RISTICS ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise noted)


3523 G01
Inrush Current Control for the Step-Down Converter


Normalized Oscillator Frequency vs Temperature


3523 G02

Load Transient Response Step-Up

$\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ vs Input Voltage for the Step-Down Converter


3523 G08

Inrush Current Control for the Step-Up Converter


Load Transient Response
Step-Down



3523 G07


3532 G09

## TYPICAL PGRFORMAOCE CHARACT $\in$ RISTICS ${ }_{\left(T_{\mathrm{A}}=25^{\circ} \mathrm{Culess} \text { otherwise noted) }\right)}$



## PIn functions

FB1 (Pin 1): Step-Up Converter Feedback Input to the Error Amplifier. Connect resistor divider tap to this pin. The output voltage can be adjusted from 1.8 V to 5.25 V by:

$$
\mathrm{V}_{\text {OUT(STEP-UP) }}=1.2 \mathrm{~V} \cdot\left(1+\frac{\mathrm{R} 1}{\mathrm{R} 2}\right)
$$

See Block Diagram.
VIN1 (Pin 2): Step-Up Converter Power Voltage Input. This pin can be connected to a different supply than $\mathrm{V}_{\text {IN2 }}$. This pin must be connected to a valid supply voltage.

PG00D1 (Pin 3): Step-Up Converter Power Good Comparator Output. This open-drain output is pulled low when $V_{F B 1}<-9 \%$ of its regulation voltage.
$V_{\text {OUT }}$ (Pin 4): Step-UpConverter Output Voltage Sense Input and Drain of the Internal Synchronous Rectifier MOSFET. Driver bias is derived from $V_{\text {OUT. }}$ PCB trace length from $V_{\text {OUT }}$ to the output filter capacitor(s) should be as short and wide as possible.

## PIn functions

SW1 (Pin 5): Step-Up Converter Switch Pin. Connect the inductor between SW1 and $\mathrm{V}_{\text {IN1 }}$. Keep these PCB trace lengths as short and wide as possible to reduce EMI and voltage overshoot. If the inductor current falls to zero or SHDN1 is low, an internal $100 \Omega$ anti-ringing switch is connected from SW1 to $\mathrm{V}_{\text {IN1 }}$ to minimize EMI.
GND1 (Pin 6): Step-Up Converter Power Ground. Connect this pin to the ground plane.
GND2 (Pin 7): Step-Down Converter Power Ground. Connect this pin to the ground plane.
SW2 (Pin 8): Step-Down Converter Switch Pin. Connect one end of the inductor to SW2. Keep these PCB trace lengths as short and wide as possible to reduce EMI and voltage overshoot.
$V_{\text {IN2 }}$ (Pin 9): Step-Down Converter Power Voltage Input. This pin can be connected to a different supply than $\mathrm{V}_{\text {IN1 }}$. This pin must be connected to a valid supply voltage.
MODE (Pin 10): Step-Up and Step-Down Converter Mode Selection Pin. Do not leave this pin floating.

- MODE = Low: PWM mode
- MODE = High: Automatic Burst Mode operation

PGOOD2 (Pin 11): Step-Down Converter Power Good Comparator Output. This open-drain output is pulled Iow when $\mathrm{V}_{\text {FB2 }}<-9 \%$ of its regulation voltage.
FB2 (Pin 12): Step-Down Converter Feedback Input to the Error amplifier. Connect resistor divider tap to this pin. The output voltage can be adjusted from 0.6 V to 5.5 V by:

$$
\mathrm{V}_{\text {OUT }(\mathrm{STEP}-\mathrm{DOWN})}=0.6 \mathrm{~V} \cdot\left(1+\frac{\mathrm{R} 3}{\mathrm{R} 4}\right)
$$

If large feedback resistors, above 500k are used, then it will be necessary to use a lead capacitor connected to the output voltage and FB2.
SHDN2 (Pin 13): Step-Down Converter Logic Controlled Shutdown Input. Do not leave this pin floating.

- $\overline{\text { SHDN2 }}=$ High: Normal free-running operation, $1.2 \mathrm{MHz} / 2.4 \mathrm{MHz}$ typical operating frequency.
- $\overline{\text { SHDN2 }}=$ Low: Shutdown, quiescent current $<1 \mu \mathrm{~A}$.

This pin cannot exceed the voltage on $\mathrm{V}_{\text {IN2 }}$.
GND3 (Pin 14): Analog Ground. The feedback voltage dividers for each converter must be returned to GND3 for best performance.

Note: When laying out your PCB provide a short direct path between GND1 and the (-) side of the step-up output capacitor(s) and GND2 and the step-down output capacitor.These pins are not connected together internally.
$V_{\text {BAT }}$ (Pin 15): Analog Voltage Input. Connect this pin to the higher of $\mathrm{V}_{\text {IN1 }}$ or $\mathrm{V}_{\text {IN2 }}$.

SHDN1 (Pin 16): Step-Up Converter Logic Controlled Shutdown Input.

- $\overline{\text { SHDN1 }}=$ High: Normal free-running operation, $1.2 \mathrm{MHz} / 2.4 \mathrm{MHz}$ typical operating frequency.
- $\overline{\text { SHDN1 }}=$ Low: Shutdown, quiescent current $<1 \mu \mathrm{~A}$.

This pin cannot exceed the voltage on $\mathrm{V}_{\text {IN1 }}$.
Exposed Pad (Pin 17): Die attach pad must be soldered to PCB ground for electrical contact and optimum thermal performance.

See Block Diagram.

## BLOCK DIAGRAM



## operation

The LTC3523 and LTC3523-2 are synchronous step-up and step-down converters housed in a 16-pin QFN package. Operating from inputs down to 1.8 V , the devices feature fixed frequency, current mode PWM control for exceptional line and load regulation and transient response. With Iow $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ and internal MOSFET switches, the devices maintain high efficiency over a wide range of load current. Operation can be best understood by referring to the Block Diagram.

## Soft-Start

Both the step-up and step-down converters on the LTC3523 /LTC3523-2 provide soft-start. The soft-start time is typically $500 \mu \mathrm{~s}$. The soft-start function resets in the event of a commanded shutdown or thermal shutdown.

## Oscillator

The frequency of operation is set by an internal oscillator to a nominal 1.2 MHz for the LTC3523 and nominal 2.4 MHz for the LTC3523-2. The oscillator is shared by both converters.

## Shutdown

The step-up and the step-down converters have independent shutdown pins. To shut down a converter, pull $\overline{\text { SHDNx }}$ below 0.35 V . To enable a converter, pull $\overline{\text { SHDNx }}$ above 1.0 V .

## Error Amplifiers

Power converter control loop compensation is provided internally for each converter. The noninverting input is internally connected to the 1.2 V reference for the step-up and 0.6 V for the step-down. The inverting input is connected to the respective FBx for both converters. Internal clamps limit the minimum and maximum error amp output voltage for improved large signal transient response. A voltage divider from $\mathrm{V}_{\text {OUT }}$ to ground programs the output voltage via the respective FBx pins from 1.8 V to 5.25 V for the stepup and 0.615 V to 5.5 V for the step-down. From the Block Diagram the design equation for programming the output voltages is $\mathrm{V}_{\text {OUT }}=1.2 \mathrm{~V} \bullet[1+(\mathrm{R} 1 / \mathrm{R} 2)]$ for the step-up and $V_{\text {OUT }}=0.6 \mathrm{~V} \cdot[1+(R 3 / R 4)]$ for the step-down.

## PWM Comparators

The PWM comparators are used to compare the converters external inductor current to the current commanded by the error amplifiers. When the inductor current reaches the current commanded by the error amplifier the inductor charging cycle is terminated and the rectification cycle commences.

## Current Limit

The current limit comparator shuts off the N-channel switch for the step-up and P-channel switch for the step-down once its current limit threshold is reached. The current limit comparator delay to output is typically 40ns. Peak switch current is limited to approximately 900 mA for the step-up and 650 mA for the step-down independent of input or output voltage.

## Zero Current Comparator

The zero current comparator monitors the inductor current to the output and shuts off the synchronous rectifier once this current reduces to approximately 20 mA . This prevents the inductor current from reversing in polarity improving efficiency at light loads.

## Power Good Comparator

Both converters have independent open drain power good comparators which monitor the output voltage via their respective FBx pins. The comparator output will allow the PGOODx to be pulled up high when the output voltage $\left(V_{\text {OUT }}\right)$ has exceeded $91 \%$ of it final value. If the output voltage decreases below $91 \%$, the comparator will pull the PGOODx pin to ground. The step-up comparator has $3.3 \%$ of hysteresis and the step-down has $6.6 \%$ relative to FBx voltage for added noise immunity.

## Step-Down Overvoltage Comparator

The step-down overvoltage comparator guards against transient overshoots greater than 10\% of the output voltage by turning the P -channel switch off until the transient has subsided.

## LTC3523/LTC3523-2

## operation

## Step-Up Anti-Ringing Control

The anti-ring circuitry connects a resistor across the inductor to prevent high frequency ringing on the SW1 pin during discontinuous current mode operation. The ringing of the resonant circuit formed by $L$ and $C_{S W}$ (capacitance on SW pin) is low energy, but can cause EMI radiation.

## Step-Up Output Disconnect

The LTC3523/LTC3523-2 step-up is designed to provide true output disconnect by eliminating body diode conduction of the internal P-channel MOSFET rectifier. This allows for $V_{\text {OUT }}$ to go to zero volts during shutdown, drawing no current from the input source. Controlling the P-channel

MOSFET body diode also enables inrush current limiting at turn-on, minimizing surge currents seen by the input supply. Note that to obtain the advantages of output disconnect, an external Schottky diode cannot be connected between SW1 and $\mathrm{V}_{\text {OUT }}$.

## Thermal Shutdown

If the die temperature reaches $160^{\circ} \mathrm{C}$, the part will go into thermal shutdown. All switches will be turned off and the soft-start capacitor will be discharged. The device will be enabled again when the die temperature drops by approximately $15^{\circ} \mathrm{C}$.

## APPLICATIONS InFORMATION

## PCB LAYOUT GUIDELINES

The high speed operation of the LTC3523/LTC3523-2 demands careful attention to board layout. You will not get advertised performance with careless layout. Figure 1 shows the recommended component placement. A large ground pin copper area will help to lower the chip temperature. A multilayer board with a separate ground plane is ideal, but not absolutely necessary.

## COMPONENT SELECTION

## Inductor Selection

The LTC3523/LTC3523-2 can utilize small surface mount and chip inductors due to its fast 1.2 MHz switching frequency and for the 2.4 MHz version, the values are halved. The Inductor current ripple is typically set for $20 \%$ to $40 \%$ of the peak inductor current (Ip). High


Figure 1. Recommended Component Placement for Double Layer Board

## LTC3523/LTC3523-2

## APPLICATIONS InFORMATION

frequency ferrite core inductor materials reduce frequency dependent power losses compared to cheaper powdered iron types, improving efficiency. The inductor should have low ESR (series resistance of the windings) to reduce the $I^{2} R$ power losses, and must be able to handle the peak inductor current without saturating. Molded chokes and some chip inductors usually do not have enough core to support the peak inductor currents of 1000 mA seen on the LTC3523/LTC3523-2. To minimize radiated noise, use a toroid, pot core or shielded bobbin inductor. See Table 1 for suggested inductors and suppliers.
Step-Up: For the step-up converter a minimum inductance value of $3.3 \mu \mathrm{H}$ is recommended for 3.6 V and lower output voltage applications, and a $4.7 \mu \mathrm{H}$ for output voltages greater than 3.6 V . Larger values of inductance will allow greater output current capability by reducing the inductor ripple current. Increasing the inductance above $10 \mu \mathrm{H}$ will increase size while providing little improvement in output current capability.
Step-Down: For mostapplications, the value of the inductor will fall in the range of $3.3 \mu \mathrm{H}$ to $10 \mu \mathrm{H}$, depending upon the amount of current ripple desired. A reasonable point to start is to set the current ripple at $30 \%$ of the output current.

Note that larger values of inductance will allow greater output current capability by reducing the inductor ripple
current. Increasing the inductance above $10 \mu \mathrm{H}$ will increase size while providing little improvement in output current capability. A $4.7 \mu \mathrm{H}$ inductor will work well for most Li-Ion or 2-cell alkaline/NiMH cell applications

## Output and Input Capacitor Selection

Low ESR (equivalent series resistance) capacitors should be used to minimize the output voltage ripple. Multilayer ceramic capacitors are an excellent choice as they have extremely low ESR and are available in small footprints.
Step-Up: A $2.2 \mu$ F to $10 \mu \mathrm{~F}$ output capacitor is sufficient for most applications. Larger values up to $22 \mu \mathrm{~F}$ may be used to obtain extremely low output voltage ripple and improve transient response. An additional phase lead capacitor connected between $\mathrm{V}_{\text {OUT }}$ and FB1 may be required with output capacitors larger than $10 \mu \mathrm{~F}$ to maintain acceptable phase margin. X5R and X7R dielectric materials are preferred for their ability to maintain capacitance over wide voltage and temperature ranges.
Step-Down: Low ESR input capacitors reduce input switching noise and reduce the peak current drawn from the battery. It follows that ceramic capacitors are also a good choice for input decoupling and should be located as close as possible to the device. Table 2 shows the range of acceptable capacitors for a given programmed output voltage. Minimum capacitance values in the table

## Table 1. Recommended Inductors

| PART | $\mathrm{L}(\mu \mathrm{H})$ | MAXIMUM CURRENT ( mA ) | DCR ( $\Omega$ ) | $\begin{gathered} \hline \text { DIMENSIONS (mm) } \\ (\mathrm{L} \times \mathrm{W} \times \mathrm{H}) \\ \hline \end{gathered}$ | MANUFACTURER |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ME3220 | 4.7 to 15 | 1200 to 700 | 0.19 to 0.52 | $3.2 \times 2.5 \times 2.0$ | Coil Craft www.coilcraft.com |
| LPS3010 | 4.7 to 10 | 720 to 510 | 0.3 to 0.54 | $3.0 \times 3.0 \times 1.0$ |  |
| D02010 | 4.7 to 15 | 800 to 510 | 0.8 to 1.84 | $2.0 \times 2.0 \times 1.0$ |  |
| SD3112 | 4.7 to 15 | 740 to 405 | 0.25 to 0.65 | $3.1 \times 3.1 \times 1.2$ | Cooper www.cooperet.com |
| MIP3226D | 4.7 to 10 | 600 to 200 | 0.1 to 0.16 | $3.2 \times 2.6 \times 1.0$ | FDK www.fdk.com |
| LQH32CN | 4.7 to 15 | 650 to 300 | 0.15 to 0.58 | $3.2 \times 2.5 \times 1.5$ | Murata www.murata.com |
| LQH2MC | 4.7 to 15 | 300 to 200 | 0.8 to 1.6 | $2 \times 1.6 \times 0.9$ |  |
| CDRH3D16 | 4.7 to 15 | 900 to 450 | 0.11 to 0.29 | $3.8 \times 3.8 \times 1.8$ | Sumida www.sumida.com |
| CDRH2D14 | 4.7 to 12 | 680 to 420 | 0.12 to 0.32 | $3.2 \times 3.2 \times 1.5$ |  |
| NR3010 | 4.7 to 15 | 750 to 400 | 0.19 to 0.74 | $3.0 \times 3.0 \times 1.0$ | Taiyo Yuden www.t-yuden.com |
| NR3015 | 4.7 to 15 | 1000 to 560 | 0.12 to 0.36 | $3.0 \times 3.0 \times 1.5$ |  |

## APPLICATIONS InFORMATION

will increase loop bandwidth resulting in a faster transient response. Maximum capacitance values will produce lower ripple. Table 3 shows a list of several ceramic capacitor manufacturers. Consult the manufacturers directly for detailed information on their entire selection of ceramic parts.

Table 2. Step-Down Output Capacitor Range vs Programmed Output Voltage

| $\mathbf{V}_{\text {OUT }}$ | MINIMUM CAPACITANCE $(\mu \mathrm{F})$ | MAXIMUM CAPACITANCE $(\mu \mathrm{F})$ |
| :---: | :---: | :---: |
| 0.8 | 8.4 | 33.6 |
| 1.2 | 5.6 | 22.4 |
| 1.5 | 4.5 | 17.9 |
| 1.8 | 3.7 | 14.9 |
| 2.5 | 2.7 | 10.7 |
| 5 | 1.3 | 5.4 |

Table 3. Capacitor Vendor Information

| SUPPLIER | PHONE | WEBSITE |
| :--- | :--- | :--- |
| AVX | $(803) 448-9411$ | www.avxcorp.com |
| Murata | $(714) 852-2001$ | www.murata.com |
| Taiyo-Yuden | $(408) 573-4150$ | www.t-yuden.com |

## STEP-UP $V_{\text {IN }}>V_{\text {OUT }}$ OPERATION

The LTC3523/LTC3523-2 step-up converters will maintain voltage regulation when the input voltage is above the output voltage. Since this mode will dissipate more power, the maximum output current is limited in order to maintain an acceptable junction temperature and is given by:

$$
\mathrm{I}_{\text {OUT(MAX) }}=\frac{250-\mathrm{T}_{\mathrm{A}}}{136 \cdot\left[\left(\mathrm{~V}_{\text {IN }}+1.5\right)-\mathrm{V}_{\text {OUT }}\right]}{ }^{\top}
$$

where $\mathrm{T}_{\mathrm{A}}=$ ambient temperature .
For example, at $\mathrm{V}_{\text {IN }}=4.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=3.3 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$, the maximum output current is limited to 449 mA .

## SHORT-CIRCUIT PROTECTION

The LTC3523/LTC3523-2's step-up output disconnect feature allows output short circuit while maintaining a maximum internally set current limit. However, the LTC3523/LTC3523-2 also incorporate internal features such as current limit foldback and thermal shutdown for protection from an excessive overload or short circuit. During a prolonged short circuit of $\mathrm{V}_{\text {OUT }}$ less than 950 mV , the current limit folds back to $2 / 3$ the normal current limit. This $2 / 3$ current limit remains in effect until $V_{0 U T}$ exceeds 1 V , at which time the normal internal set current limit is restored.

When the LTC3523/LTC3523-2 step-down converters output is shorted to ground, the step-down uses a comparator to limit the current through the synchronous rectifying N -channel switch to 650 mA . If this limit is exceeded, the P-channel switch is inhibited from turning on until the current through the synchronous rectifying N-channel switch falls below 650 mA .

## THERMAL CONSIDERATIONS

To deliver the LTC3523/LTC3523-2's full-rated power, it is imperative that a good thermal path be provided to dissipate the heat generated within the package. This can be accomplished by taking advantage of the large thermal pad on the underside of the LTC3523/LTC3523-2. It is recommended that multiple vias in the printed circuit board be used to conduct heat away from the LTC3523/LTC3523-2 and into the copper plane with as much area as possible. In the event that the junction temperature gets too high, the LTC3523/LTC3523-2 will go into thermal shutdown and all switching will cease until the internal temperature drops to a safe level at which point the soft-start cycle will be initiated.

## LTC3523/LTC3523-2

## APPLICATIONS INFORMATION

## DUAL BUCK-BOOST AND STEP-UP CONVERTER

## OPERATION

The LTC3523/LTC3523-2 can be operated in a cascaded configuration as shown in Figure 2, allowing buck-boost and step-up converter operation. Supply rail sequencing is achieved by feeding the step-up converter PGOOD1
into the step-down's $\overline{\text { SHDN2 }}$ pin. Note that the overall 3.3V converter efficiency is the product of the individual efficiencies.



3523 F02b
Figure 2. Dual Converter Efficiency (Load Applied to Step-Down Output)

TYPICAL APPLICATIONS
Power Sequence Operation


TYPICAL APPLICATIONS
Li-Ion to 5V/150mA, 2.5V/200mA


Efficiency and Power Loss
vs Load Current


3523 TA03b

PACKAGE DESCRIPTION

## UD Package

16-Lead Plastic QFN ( $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ )
(Reference LTC DWG \# 05-08-1691)


RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS
BOTTOM VIEW—EXPOSED PAD


NOTE:

1. DRAWING CONFORMS TO JEDEC PACKAGE OUTLINE MO-220 VARIATION (WEED-2)
2. DRAWING NOT TO SCALE
3. ALL DIMENSIONS ARE IN MILLIMETERS
4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE

MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15 mm ON ANY SIDE
5. EXPOSED PAD SHALL BE SOLDER PLATED
6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION

ON THE TOP AND BOTTOM OF PACKAGE

## LTC3523/LTC3523-2

RELATED PARTS

| PART NUMBER | DESCRIPTION | COMMENTS |
| :---: | :---: | :---: |
| LTC3400/LTC3400B | $600 \mathrm{~mA}\left(\mathrm{I}_{\text {sw }}\right), 1.2 \mathrm{MHz}$, Synchronous Step-Up DC/DC Converters | $92 \%$ Efficiency, $\mathrm{V}_{\text {In }}: 0.85 \mathrm{~V}$ to 5 V , $\mathrm{V}_{\text {OUt(max) }}=5 \mathrm{~V}$, $\mathrm{I}_{\mathrm{Q}}=19 \mu \mathrm{~A} / 300 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}$, ThinSOT ${ }^{\text {TM }}$ Package |
| LTC3401 | 1A (Isw), 3MHz, Synchronous Step-Up DC/DC Converter | $97 \%$ Efficiency, $\mathrm{V}_{\text {IN: }}$ : 0.85 V to $5 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MAX) }}=5.5 \mathrm{~V}$, $\mathrm{I}_{\mathrm{Q}}=38 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}, 10$-Pin MS Package |
| LTC3402 | 2A (Isw), 3MHz, Synchronous Step-Up DC/DC Converter | 97\% Efficiency, $\mathrm{V}_{\text {IN: }}$ : 0.85 V to 5 V , $\mathrm{V}_{\text {OUT(MAX) }}=5.5 \mathrm{~V}$, $\mathrm{I}_{\mathrm{Q}}=38 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}, 10$-Pin MS Package |
| LTC3421 | 3A (Isw), 3MHz, Synchronous Step-Up DC/DC Converter with Output Disconnect Converter | $94 \%$ Efficiency, $\mathrm{V}_{\text {IN: }}: 0.85 \mathrm{~V}$ to $4.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MAX) }}=5.25 \mathrm{~V}$, $\mathrm{I}_{\mathrm{Q}}=12 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}, 24-\mathrm{Pin}(4 \mathrm{~mm} \times 4 \mathrm{~mm})$ QFN Package |
| LTC3422 | 1.5A (Isw), 3MHz, Synchronous Step-Up DC/DC with Output Disconnect Converter | $94 \%$ Efficiency, $\mathrm{V}_{\text {IN: }}: 0.85 \mathrm{~V}$ to $4.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MAX }}=5.25 \mathrm{~V}$, $\mathrm{I}_{\mathrm{Q}}=25 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}, 10-\mathrm{Pin}(3 \mathrm{~mm} \times 3 \mathrm{~mm})$ DFN Package |
| LTC3426 | 2A (Isw), 1.5MHz, Step-Up DC/DC Converter | $92 \%$ Efficiency, $\mathrm{V}_{\text {IN: }}$ : 1.6 V to 5.5 V , $\mathrm{V}_{\text {OUT(MAX }}=5 \mathrm{~V}$, $\mathrm{I}_{\mathrm{Q}}=600 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}$, ThinSOT Package |
| LTC3427 | $500 \mathrm{~mA}\left(\mathrm{I}_{\mathrm{sw}}\right), 1.25 \mathrm{MHz}$, Synchronous Step-Up DC/DC with Output Disconnect Converter | $94 \%$ Efficiency, $\mathrm{V}_{\text {IN: }}$ : 1.8 V to $5 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MAX) }}=5.25 \mathrm{~V}$, $\mathrm{I}_{\mathrm{Q}}=350 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}, 6-\mathrm{Pin}(2 \mathrm{~mm} \times 2 \mathrm{~mm})$ DFN Package |
| LTC3429/LTC3429B | 600 mA (Isw), 550 kHz , Synchronous Step-Up DC/DC Converters Soft-Start/Output Disconnect | $96 \%$ Efficiency, $\mathrm{V}_{\text {IN: }}$ : 0.85 V to $4.3 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MAX) }}=5 \mathrm{~V}$, $\mathrm{I}_{\mathrm{Q}}=20 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}$, ThinSOT Package |
| LTC3459 | 80mA (Isw), Synchronous Step-Up DC/DC Converter | $92 \%$ Efficiency, VIN: 1.5 V to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {Out(Max }}=10 \mathrm{~V}$, $\mathrm{I}_{\mathrm{O}}=10 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}$, ThinSOT Package |
| $\begin{aligned} & \text { LTC3525-3 } \\ & \text { LTC3525-3.3 } \\ & \text { LTC3525-5 } \end{aligned}$ | 400mA (Isw), Synchronous Step-Up DC/DC Converters with Output Disconnect | $94 \%$ Efficiency, $\mathrm{V}_{\text {IN }}: 0.85 \mathrm{~V}$ to 4 V , $\mathrm{V}_{\text {OUT(MAX) }}=5 \mathrm{~V}$, $\mathrm{I}_{\mathrm{Q}}=7 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}, \mathrm{SC}-70$ Package |
| $\begin{aligned} & \text { LTC3526/LTC3526L } \\ & \text { LTC3526B } \end{aligned}$ | 500 mA (Isw), 1MHz Synchronous Step-Up DC/DC Converters with Output Disconnect | $94 \%$ Efficiency, $\mathrm{V}_{\text {IN: }}: 0.85 \mathrm{~V}$ to 5 V , $\mathrm{V}_{\text {OUT(MAX) }}=5.25 \mathrm{~V}$, $\mathrm{I}_{\mathrm{Q}}=9 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}, 6$-Pin $(2 \mathrm{~mm} \times 2 \mathrm{~mm})$ DFN Package |
| LTC3528/LTC3528B | 1A (Isw), 1MHz Synchronous Step-Up DC/DC Converters with Output Disconnect | $94 \%$ Efficiency, $\mathrm{V}_{\text {IN }}: 0.85 \mathrm{~V}$ to 5 V , $\mathrm{V}_{\text {OUT(MAX) }}=5.25 \mathrm{~V}$, $\mathrm{I}_{\mathrm{Q}}=10 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}, 8$-Pin $(2 \mathrm{~mm} \times 3 \mathrm{~mm})$ DFN Package |

ThinSOT is a trademark of Linear Technology Corporation.

