

## Dual, 2-Phase Synchronous Step-Down DC/DC Controllers

#### **FEATURES**

- Dual, 180° Phased Controllers Reduce Required Input Capacitance and Power Supply Induced Noise
- Accurate Multiphase Current Matching
- R<sub>SENSE</sub> or DCR Current Sensing
- ±0.75% 0.6V Output Voltage Accuracy
- Phase-Lockable Fixed Frequency 250kHz to 780kHz
- High Efficiency: Up to 95%
- Dual N-channel MOSFET Synchronous Drive
- Wide V<sub>IN</sub> Range: 4V to 38V (40V Max) Operation
- Wide V<sub>OLIT</sub> Range: 0.6V to 12.5V Operation
- Adjustable Soft-Start Current Ramping or Tracking
- Foldback Output Current Limiting
- Output Overvoltage Protection
- Power Good Output Voltage Monitor
- 5V Low Dropout Regulator
- Small 28-Lead QFN and Narrow SSOP Packages

## **APPLICATIONS**

- Server Systems
- Telecom Systems
- Industrial and Medical Instruments
- High Power Battery-Operated Devices
- DC Power Distribution Systems

#### DESCRIPTION

The LTC®3869 is a high performance dual synchronous step-down switching regulator controller that drives all N-channel synchronous power MOSFET stages. A constant frequency current mode architecture allows a phase-lockable frequency of up to 780kHz. Power loss and noise due to the ESR of the input capacitors are minimized by operating the two controller output stages out-of-phase.


OPTI-LOOP® compensation allows the transient response to be optimized over a wide range of output capacitance and ESR values. The LTC3869 features a precision 0.6V reference and a power good output indicator. A wide 4V to 38V input supply range encompasses most battery chemistries. Independent TK/SS pins for each controller ramp the output voltage during start-up. Current foldback limits MOSFET heat dissipation during short-circuit conditions. The MODE/PLLIN pin selects among Burst Mode® operation, pulse-skipping mode, or continuous inductor current mode and allows the IC to be synchronized to an external clock.

The LTC3869 is pin compatible with LTC3850 and is available in both low profile 28-lead QFN and narrow SSOP packages.


∠7, LT, LTC, LTM, Linear Technology, the Linear logo, OPTI-LOOP, Burst Mode and PolyPhase are registered trademarks and No R<sub>SENSE</sub> is a trademark of Linear Technology Corporation. All other trademarks are the property of their respective owners. Protected by U.S. Patents including 5481178, 5705919, 5929620, 6100678, 6144194, 6177787, 6580258, 6498466, 6611131.

### TYPICAL APPLICATION

High Efficiency Dual 5V/3.3V Step-Down Converter



#### **Efficiency and Power Loss**






## **ABSOLUTE MAXIMUM RATINGS** (Note 1)

Input Supply Voltage: V <sub>IN</sub>
Top Side Driver Voltages:
BOOST1, BOOST246V to -0.3V
Switch Voltage: SW1, SW240V to -5V
INTV <sub>CC</sub> , RUN1, RUN2, PGOOD, EXTV <sub>CC</sub> ,
BOOST1-SW1, BOOST2-SW2 6V to -0.3V
SENSE1+, SENSE2+, SENSE1-,
SENSE2 <sup>-</sup> Voltages
MODE/PLLIN, I <sub>LIM</sub> , TK/SS1, TK/SS2,
FREQ VoltagesINTV <sub>CC</sub> to -0.3V

I <sub>TH1</sub> , I <sub>TH2</sub> , V <sub>FB1</sub> , V <sub>FB2</sub> VoltagesIN INTV <sub>CC</sub> Peak Output CurrentIN	• • • • • • • • • • • • • • • • • • • •
Operating Junction Temperature Range	
(Note 2)	40°C to 125°C
Junction Temperature (Note 3)	125°C
Storage Temperature Range	35°C to 150°C
Lead Temperature (Soldering, 10 sec)	
GN Package	300°C

## PIN CONFIGURATION



## ORDER INFORMATION

LEAD FREE FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LTC3869EUFD#PBF	LTC3869EUFD#TRPBF	3869	28-Lead (4mm × 5mm) Plastic QFN	-40°C to 125°C
LTC3869IUFD#PBF	LTC3869IUFD#TRPBF	3869	28-Lead (4mm × 5mm) Plastic QFN	-40°C to 125°C
LTC3869IGN-2#PBF	LTC3869IGN-2#TRPBF	LTC3869GN-2	28-Lead Narrow Plastic SSOP	-40°C to 125°C

Consult LTC Marketing for parts specified with wider operating temperature ranges. \*The temperature grade is identified by a label on the shipping container. Consult LTC Marketing for information on non-standard lead based finish parts.

For more information on lead free part marking, go to: http://www.linear.com/leadfree/

For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/

LINEAD

# 

VOUT         Output Voltage Range         0.6         12.5         V           VRB12         Regulated Feedback Voltage (Int.) 2 Voltage = 1.2V, 0°C to 85°C (10x6 s. 4)         0.5955 (0.600 0.60	SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
VOUT         Output Voltage Range         0.6         12.5         V           VRB12         Regulated Feedback Voltage (Int.) 2 Voltage = 1.2V, 0°C to 85°C (10x6 s. 4)         0.5955 (0.600 0.60	Main Contro	Loops						
VFB1.2 (Notes 2.4)         Regulated Feedback Voltage (Notes 2.4)         I <sub>TH1.2</sub> Voltage = 1.2V, -40°C to 125°C         ■ 0.5955	V <sub>IN</sub>	Input Voltage Range			4		38	V
(Note S 2, 4)	V <sub>OUT</sub>	Output Voltage Range			0.6		12.5	V
Variation         Reference Voltage Line Regulation         V <sub>IN</sub> = 4.0V to 38V (Note 4)         0.002         0.01         %/V           V <sub>OADREG</sub> Output Voltage Load Regulation         (Note 4)         0.001         0.1         %/V           9m12         Transconductance Amplifier g <sub>m</sub> 11t1, 12 = 1.2V; Sink/Source 5µA; (Note 4)         2         mmho           10a         Input DC Supply Current Normal Mode Shutdown         (Note 5)         3         50         µA           DFMAX         Maximum Duty Factor         In Dropout         94         95         %           UVLO         Undervoltage Lockout         V <sub>INTVCC</sub> Ramping Down         3.0         3.2         3.4         V           VV_VV.         Feedback Overvoltage Lockout         Measured at V <sub>FB12</sub> 0.64         0.66         0.68         V           V <sub>VV.V.</sub> Feedback Overvoltage Lockout         Measured at V <sub>FB12</sub> 0.64         0.66         0.68         V           V <sub>INVSS12</sub> Sense Pins Bias Current         (Each Channel): V <sub>SENSE1,2</sub> = 3.3V         •         1.1         1.22         1.35         V           V <sub>RINSS12</sub> Soft-Start Charge Current         V <sub>TKS51,2</sub> = 0V         •         1.0         1.25         1.5         µA	V <sub>FB1,2</sub>		I <sub>TH1,2</sub> Voltage = 1.2V, 0°C to 85°C I <sub>TH1,2</sub> Voltage = 1.2V, -40°C to 125°C	•				1
V <sub>LOADREG</sub> Output Voltage Load Regulation         (Note 4) Measured in Servo Loop; Δ1 <sub>TH</sub> Voltage = 1.2V to 1.6V         ■ 0.01	I <sub>FB1,2</sub>	Feedback Current	(Note 4)			-15	-50	nA
Measured in Servo Loop; Alr <sub>1</sub> H, Voltage = 1.2V to 0.7V	V <sub>REFLNREG</sub>	Reference Voltage Line Regulation	V <sub>IN</sub> = 4.0V to 38V (Note 4)			0.002	0.01	%/V
Input DC Supply Current   Normal Mode   Vin   15V   Vin	V <sub>LOADREG</sub>	Output Voltage Load Regulation	Measured in Servo Loop; $\Delta I_{TH}$ Voltage = 1.2V to 0.7V	•				% %
Normal Mode   Vin = 15V   30   50   μA	g <sub>m1,2</sub>	Transconductance Amplifier g <sub>m</sub>	I <sub>TH1,2</sub> = 1.2V; Sink/Source 5μA; (Note 4)			2		mmho
UVLO   Undervoltage Lockout   VINTVCC Ramping Down   3.0   3.2   3.4   V   UVLO Hyrs   UVLO Hysteresis   0.6   V   VOVL   Feedback Overvoltage Lockout   Measured at VFB1,2   0.64   0.66   0.68   V   VOVL   Feedback Overvoltage Lockout   Measured at VFB1,2   0.64   0.66   0.68   V   VOVL   Feedback Overvoltage Lockout   Measured at VFB1,2   0.64   0.66   0.68   V   VOVL   Feedback Overvoltage Lockout   Measured at VFB1,2   0.64   0.66   0.68   V   VOVL   VO	I <sub>Q</sub>	Normal Mode	$\dot{V}_{IN} = 15V$				50	
UVLO Hyrs         UVLO Hysteresis         0.6         V           VovL         Feedback Overvoltage Lockout         Measured at V <sub>FB1,2</sub> ● 0.64         0.66         0.68         V           Isense         Sense Pins Bias Current         (Each Channel); V <sub>SENSE1,2</sub> = 3.3V         • 1.0         1.25         1.5         µA           Incomplete         VRUN1,2         RUN Pin On Threshold         V <sub>RUN1</sub> , V <sub>RUN2</sub> Rising         • 1.1         1.22         1.35         V           VRUN1,2 (HYS)         RUN Pin On Hysteresis         80         mV           VSENSE(MAX)         Maximum Current Sense Threshold, 0°C to 85°C (Note 2)         V <sub>FB1,2</sub> = 0.5V, V <sub>SENSE1,2</sub> = 3.3V, I <sub>LIM</sub> = 0V         • 25         30         35         mV           VFB1,2 = 0.5V, V <sub>SENSE1,2</sub> = 3.3V, V <sub>SENSE1,2</sub> = 3.3V, I <sub>LIM</sub> = INTV <sub>CC</sub> • 68         75         82         mV           Maximum Current Sense Threshold, -40°C to 125°C (Note 2)         V <sub>FB1,2</sub> = 0.5V, V <sub>SENSE1,2</sub> = 3.3V, I <sub>LIM</sub> = INTV <sub>CC</sub> • 68         75         82         mV           V <sub>FB1,2</sub> = 0.5V, V <sub>SENSE1,2</sub> = 3.3V, V <sub>SENSE1,2</sub> = 3.3V, I <sub>LIM</sub> = Float         • 43         50         57         mV           V <sub>FB1,2</sub> = 0.5V, V <sub>SENSE1,2</sub> = 3.3V, I <sub>LIM</sub> = INTV <sub>CC</sub> • 68         75         82         mV           V <sub>MISMATCH</sub> Chann	DF <sub>MAX</sub>	Maximum Duty Factor	In Dropout		94	95		%
VOVL         Feedback Overvoltage Lockout         Measured at V <sub>FB1,2</sub> ● 0.64         0.66         0.68         V           I <sub>SENSE</sub> Sense Pins Bias Current         (Each Channel); V <sub>SENSE1,2</sub> = 3.3V         • 1.0         1.25         1.5         µA           V <sub>RUN1,2</sub> RUN Pin On Threshold         V <sub>RUN1, V<sub>RUN2</sub> Rising         • 1.1         1.22         1.35         V           V<sub>RUN1, 2</sub>(HYS)         RUN Pin On Hysteresis         80         mV           V<sub>SENSE(MAX)</sub>         Maximum Current Sense Threshold, 0°C to 85°C (Note 2)         V<sub>FB1,2</sub> = 0.5V, V<sub>SENSE1,2</sub> = 3.3V, I<sub>LIM</sub> = Float V<sub>FB1,2</sub> = 0.5V, V<sub>SENSE1,2</sub> = 3.3V, I<sub>LIM</sub> = Float V<sub>FB1,2</sub> = 0.5V, V<sub>SENSE1,2</sub> = 3.3V, I<sub>LIM</sub> = Float V<sub>FB1,2</sub> = 0.5V, V<sub>SENSE1,2</sub> = 3.3V, I<sub>LIM</sub> = Float V<sub>FB1,2</sub> = 0.5V, V<sub>SENSE1,2</sub> = 3.3V, I<sub>LIM</sub> = Float V<sub>FB1,2</sub> = 0.5V, V<sub>SENSE1,2</sub> = 3.3V, I<sub>LIM</sub> = Float V<sub>FB1,2</sub> = 0.5V, V<sub>SENSE1,2</sub> = 3.3V, I<sub>LIM</sub> = Float V<sub>FB1,2</sub> = 0.5V, V<sub>SENSE1,2</sub> = 3.3V, I<sub>LIM</sub> = Float V<sub>FB1,2</sub> = 0.5V, V<sub>SENSE1,2</sub> = 3.3V, I<sub>LIM</sub> = Float V<sub>FB1,2</sub> = 0.5V, V<sub>SENSE1,2</sub> = 3.3V, I<sub>LIM</sub> = Float V<sub>FB1,2</sub> = 0.5V, V<sub>SENSE1,2</sub> = 3.3V, I<sub>LIM</sub> = Float V<sub>FB1,2</sub> = 0.5V, V<sub>SENSE1,2</sub> = 3.3V, I<sub>LIM</sub> = Float V<sub>FB1,2</sub> = 0.5V, V<sub>SENSE1,2</sub> = 3.3V, I<sub>LIM</sub> = Float V<sub>FB1,2</sub> = 0.5V, V<sub>SENSE1,2</sub> = 3.3V, I<sub>LIM</sub> = Float V<sub>FB1,2</sub> = 0.5V, V<sub>SENSE1,2</sub> = 3.3V, I<sub>LIM</sub> = Float V<sub>FB1,2</sub> = 0.5V, V<sub>SENSE1,2</sub> = 3.3V, I<sub>LIM</sub> = Float V<sub>FB1,2</sub> = 0.5V, V<sub>SENSE1,2</sub> = 3.3V, I<sub>LIM</sub> = Float V<sub>FB1,2</sub> = 0.5V, V<sub>SENSE1,2</sub> = 3.3V, I<sub>LIM</sub> = Float V<sub>FB1,2</sub> = 0.5V, V<sub>SENSE1,2</sub> = 3.3V, I<sub>LIM</sub> = Float V<sub>FB1,2</sub> = 0.5V, V<sub>SENSE1,2</sub> = 3.3V, I<sub>LIM</sub> = Float V<sub>FB1,2</sub> = 0.5V, V<sub>SENSE1,2</sub> = 3.3V, I<sub>LIM</sub> = Float V<sub>FB1,2</sub> = 0.5V, V<sub>SENSE1,2</sub> = 3.3V, I<sub>LIM</sub> = Floa</sub>	UVLO	Undervoltage Lockout	V <sub>INTVCC</sub> Ramping Down	•	3.0	3.2	3.4	V
SENSE   Sense Pins Bias Current   (Each Channel); Vsense1,2 = 3.3V   1.0   1.25   1.5   µA	UVLO <sub>HYS</sub>	UVLO Hysteresis				0.6		V
TrK/SS1,2         Soft-Start Charge Current         V <sub>TK/SS1,2</sub> = 0V         ■ 1.0         1.25         1.5         μA           V <sub>RUN1,2</sub> RUN Pin On Threshold         V <sub>RUN1</sub> , V <sub>RUN2</sub> Rising         ■ 1.1         1.22         1.35         V           V <sub>RUN1,2</sub> (HYS)         RUN Pin On Hysteresis         80         mV           V <sub>SENSE</sub> (MAX)         Maximum Current Sense Threshold, 0°C to 85°C (Note 2)         V <sub>FB1,2</sub> = 0.5V, V <sub>SENSE1,2</sub> = 3.3V, I <sub>LIM</sub> = 0V         • 45         50         55         mV           Maximum Current Sense Threshold, -40°C to 125°C (Note 2)         V <sub>FB1,2</sub> = 0.5V, V <sub>SENSE1,2</sub> = 3.3V, I <sub>LIM</sub> = INTV <sub>CC</sub> • 68         75         82         mV           V <sub>FB1,2</sub> = 0.5V, V <sub>SENSE1,2</sub> = 3.3V, V <sub>SENSE1,2</sub> = 3.3V, I <sub>LIM</sub> = Float         • 43         50         57         mV           V <sub>FB1,2</sub> = 0.5V, V <sub>SENSE1,2</sub> = 3.3V, V <sub>SENSE1,2</sub> = 3.3V, I <sub>LIM</sub> = Float         • 43         50         57         mV           V <sub>FB1,2</sub> = 0.5V, V <sub>SENSE1,2</sub> = 3.3V, I <sub>LIM</sub> = Float         • 43         50         57         mV           V <sub>B1,2</sub> = 0.5V, V <sub>SENSE1,2</sub> = 3.3V, I <sub>LIM</sub> = INTV <sub>CC</sub> • 68         75         82         mV           V <sub>MISMATCH</sub> Channel to Channel Current Sense Mismatch Voltage of V <sub>SENSE(MAX)</sub> I <sub>LIM</sub> = Float         2         mV           TG1, 2 t <sub>f</sub> T	$V_{OVL}$	Feedback Overvoltage Lockout	Measured at V <sub>FB1,2</sub>	•	0.64	0.66	0.68	V
VRUN1,2	I <sub>SENSE</sub>	Sense Pins Bias Current	(Each Channel); V <sub>SENSE1,2</sub> = 3.3V	•		±1	±2	μA
VRINITIZE (HYS)         RUN Pin On Hysteresis         80         mV           VSENSE(MAX)         Maximum Current Sense Threshold, 0°C to 85°C (Note 2)         VFB1,2 = 0.5V, VSENSE1,2 = 3.3V, ILIM = Float VFB1,2 = 0.5V, VSENSE1,2 = 3.3V, ILIM = Float VFB1,2 = 0.5V, VSENSE1,2 = 3.3V, ILIM = INTV <sub>CC</sub> 45         50         55         mV           Maximum Current Sense Threshold, -40°C to 125°C (Note 2)         VFB1,2 = 0.5V, VSENSE1,2 = 3.3V, ILIM = INTV <sub>CC</sub> 68         75         82         mV           VFB1,2 = 0.5V, VSENSE1,2 = 3.3V, ILIM = Float         43         50         57         mV           VFB1,2 = 0.5V, VSENSE1,2 = 3.3V, ILIM = Float         43         50         57         mV           VFB1,2 = 0.5V, VSENSE1,2 = 3.3V, ILIM = Float         43         50         57         mV           VFB1,2 = 0.5V, VSENSE1,2 = 3.3V, ILIM = Float         43         50         57         mV           VFB1,2 = 0.5V, VSENSE1,2 = 3.3V, ILIM = Float         43         50         57         mV           VFB1,2 = 0.5V, VSENSE1,2 = 3.3V, ILIM = Float         43         50         57         mV           VMISMATCH         Channel to Channel Current Sense Mismatch Voltage of VSENSE(MAX)         ILIM = Float         2         mV           TG1, 2 t <sub>r</sub> Rise Time         CLOAD = 3300PF         25         ns	I <sub>TK/SS1,2</sub>	Soft-Start Charge Current	V <sub>TK/SS1,2</sub> = 0V	•	1.0	1.25	1.5	μA
VSENSE(MAX)         Maximum Current Sense Threshold, 0°C to 85°C (Note 2)         VFB1,2 = 0.5V, VSENSE1,2 = 3.3V, ILIM = 0V VFB1,2 = 0.5V, VSENSE1,2 = 3.3V, ILIM = Float VFB1,2 = 0.5V, VSENSE1,2 = 3.3V, ILIM = Float VFB1,2 = 0.5V, VSENSE1,2 = 3.3V, ILIM = Float VFB1,2 = 0.5V, VSENSE1,2 = 3.3V, ILIM = Float VFB1,2 = 0.5V, VSENSE1,2 = 3.3V, ILIM = Float VFB1,2 = 0.5V, VSENSE1,2 = 3.3V, ILIM = 0V         45         50         55         mV           Maximum Current Sense Threshold, -40°C to 125°C (Note 2)         VFB1,2 = 0.5V, VSENSE1,2 = 3.3V, ILIM = Float VFB1,2 = 0.5V, VSENSE1,2 = 3.3V, ILIM = Float         43         50         57         mV           VFB1,2 = 0.5V, VSENSE1,2 = 3.3V, ILIM = Float VFB1,2 = 0.5V, VSENSE1,2 = 3.3V, ILIM = Float         43         50         57         mV           VFB1,2 = 0.5V, VSENSE1,2 = 3.3V, ILIM = Float         43         50         57         mV           VFB1,2 = 0.5V, VSENSE1,2 = 3.3V, ILIM = Float         43         50         57         mV           VFB1,2 = 0.5V, VSENSE1,2 = 3.3V, ILIM = Float         43         50         57         mV           VFB1,2 = 0.5V, VSENSE1,2 = 3.3V, ILIM = Float         43         50         57         mV           VFB1,2 = 0.5V, VSENSE1,2 = 3.3V, ILIM = Float         43         50         50         68         75         82         mV           VMISMATCH         Channel to Channel Current Sense Mismatch Voltage of VSENSE(MAX)         ILIM = Float	V <sub>RUN1,2</sub>	RUN Pin On Threshold	V <sub>RUN1</sub> , V <sub>RUN2</sub> Rising	•	1.1	1.22	1.35	V
O°C to 85°C (Note 2)   VFB1,2 = 0.5V, VSENSE1,2 = 3.3V, ILIM = Float   VFB1,2 = 0.5V, VSENSE1,2 = 3.3V, ILIM = INTV <sub>CC</sub>   68   75   82   mV	$V_{RUN1,2(HYS)}$	RUN Pin On Hysteresis				80		mV
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	V <sub>SENSE(MAX)</sub>		$V_{FB1,2} = 0.5V$ , $V_{SENSE1,2} = 3.3V$ , $I_{LIM} = Float$	•	45	50	55	mV
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			V <sub>FB1,2</sub> = 0.5V, V <sub>SENSE1,2</sub> = 3.3V, I <sub>LIM</sub> = Float V <sub>FB1,2</sub> = 0.5V, V <sub>SENSE1,2</sub> = 3.3V, I <sub>LIM</sub> = INTV <sub>CC</sub>	•	43 68	50 75	57 82	mV mV
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	V <sub>MISMATCH</sub>		I <sub>LIM</sub> = Float				2	mV
$ \begin{array}{llllllllllllllllllllllllllllllllllll$	TG1, 2 t <sub>r</sub> TG1, 2 t <sub>f</sub>	Rise Time	C <sub>LOAD</sub> = 3300pF					ns ns
Synchronous Switch-On Delay Time  BG/TG t <sub>2D</sub> Bottom Gate Off to Top Gate On Delay Time  CLOAD = 3300pF Each Driver (Note 6)  Top Switch-On Delay Time	BG1, 2 t <sub>r</sub> BG1, 2 t <sub>f</sub>	Rise Time	C <sub>1 OAD</sub> = 3300pF					
Top Switch-On Delay Time	TG/BG t <sub>1D</sub>		C <sub>LOAD</sub> = 3300pF Each Driver (Note 6)			30		ns
t <sub>ON(MIN)</sub> Minimum On-Time (Note 7) 90 ns	BG/TG t <sub>2D</sub>		C <sub>LOAD</sub> = 3300pF Each Driver (Note 6)			30		ns
	t <sub>ON(MIN)</sub>	Minimum On-Time	(Note 7)			90		ns

## **ELECTRICAL CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the full operating junction temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ (Note 2). $V_{IN} = 15V$ , $V_{RUN1,2} = 5V$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
INTV <sub>CC</sub> Linea	r Regulator						
V <sub>INTVCC</sub>	Internal V <sub>CC</sub> Voltage	6V < V <sub>IN</sub> < 38V		4.8	5	5.2	V
V <sub>LDO</sub> INT	INTV <sub>CC</sub> Load Regulation	I <sub>CC</sub> = 0mA to 20mA			0.5	2	%
V <sub>EXTVCC</sub>	EXTV <sub>CC</sub> Switchover Voltage	EXTV <sub>CC</sub> Ramping Positive	•	4.5	4.7		V
$V_{LDOHYS}$	EXTV <sub>CC</sub> Hysteresis				200		mV
V <sub>LDO</sub> EXT	EXTV <sub>CC</sub> Voltage Drop	I <sub>CC</sub> = 20mA, V <sub>EXTVCC</sub> = 5V			50	100	mV
PGOOD Outp	ut						
$V_{PGL}$	PGOOD Voltage Low	I <sub>PGOOD</sub> = 2mA			0.1	0.3	V
I <sub>PGOOD</sub>	PGOOD Leakage Current	V <sub>PG00D</sub> = 5V				±2	μA
V <sub>PG</sub>	PGOOD Trip Level	V <sub>FB</sub> with Respect to Set Output Voltage V <sub>FB</sub> Ramping Negative V <sub>FB</sub> Ramping Positive			-10 10		% %
Oscillator an	d Phase-Locked Loop						
f <sub>NOM</sub>	Nominal Frequency	V <sub>FREQ</sub> = 1.2V		450	500	550	kHz
$f_{LOW}$	Lowest Frequency	V <sub>FREQ</sub> = 0V		210	250	290	kHz
f <sub>HIGH</sub>	Highest Frequency	V <sub>FREQ</sub> ≥ 2.4V		700	780	850	kHz
R <sub>MODE/PLLIN</sub>	MODE/PLLIN Input Resistance				250		kΩ
I <sub>FREQ</sub>	Frequency Setting Current			9	10	11	μA
On Chip Driv	er						
TG R <sub>UP</sub>	TG Pull-Up R <sub>DS(ON)</sub>	TG High			2.6		Ω
TG R <sub>DOWN</sub>	TG Pull-Down R <sub>DS(ON)</sub>	TG Low			1.5		Ω
BG R <sub>UP</sub>	BG Pull-Up R <sub>DS(ON)</sub>	BG High			2.4		Ω
BG R <sub>DOWN</sub>	BG Pull-Down R <sub>DS(ON)</sub>	BG Low			1.1		Ω

**Note 1:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

**Note 2:** The LTC3869 is tested under pulsed load conditions such that  $T_J \approx T_A$ . The LTC3869E is guaranteed to meet performance specifications from 0°C to 85°C. Specifications over the -40°C to 125°C operating junction temperature range are assured by design, characterization and correlation with statistical process controls. The LTC3869I is guaranteed to meet performance specifications over the full -40°C to 125°C operating junction temperature range. The maximum ambient temperature consistent with these specifications is determined by specific operating conditions in conjunction with board layout, the package thermal impedence and other environmental factors.

**Note 3:**  $T_J$  is calculated from the ambient temperature  $T_A$  and power dissipation  $P_D$  according to the following formulas:

LTC3869UFD: 
$$T_J = T_A + (P_D • 34°C/W)$$

LTC3869GN-2:  $T_J = T_A + (P_D \cdot 80^{\circ}\text{C/W})$ **Note 4:** The LTC3869 is tested in a feedback loop that servos  $V_{\text{ITH1.2}}$  to a

specified voltage and measures the resultant V<sub>FB1,2</sub>. **Note 5:** Dynamic supply current is higher due to the gate charge being delivered at the switching frequency. See Applications Information.

Note 6: Delay times are measured using 50% levels.


**Note 7:** The minimum on-time condition is specified for an inductor peak-to-peak ripple current  $\geq$ 40% of I<sub>MAX</sub> (see Minimum On-Time Considerations in the Applications Information section).


Note 8: Guaranteed by design.


LINEAD TECHNOLOGY


## TYPICAL PERFORMANCE CHARACTERISTICS


 $T_A = 25$ °C, unless otherwise noted.


























 $V_{OUT2} = 1.2V, 1\Omega LOAD$ 


## TYPICAL PERFORMANCE CHARACTERISTICS


T<sub>A</sub> = 25°C, unless otherwise noted.



















#### Maximum Current Sense Threshold vs Duty Cycle



#### Maximum Current Sense Voltage vs Feedback Voltage (Current Foldback)



## TK/SS Pull-Up Current











## TYPICAL PERFORMANCE CHARACTERISTICS


 $T_A = 25$ °C, unless otherwise noted.




















### PIN FUNCTIONS (UFD/GN)

**RUN1**, **RUN2** (**Pin 27**, **Pin 10**/**Pin 1**, **Pin 13**): Run Control Inputs. A voltage above 1.2V on either pin turns on the IC. However, forcing either of these pins below 1.2V causes the IC to shut down the circuitry required for that particular channel. There are  $1\mu$ A pull-up currents for these pins. Once the RUN pin raises above 1.2V, an additional 4.5 $\mu$ A pull-up current is added to the pin.

**V<sub>FB1</sub>**, **V<sub>FB2</sub>** (**Pin 4**, **Pin 5/Pin 4**, **Pin 10**): Error Amplifier Feedback Inputs. These pins receive the remotely sensed feedback voltages for each channel from external resistive dividers across the outputs.

**I**<sub>TH1</sub>, **I**<sub>TH2</sub> (**Pin 3**, **Pin 6/Pin 6**, **Pin 8**): Current Control Thresholds and Error Amplifier Compensation Points. Each associated channels' current comparator tripping threshold increases with its I<sub>TH</sub> control voltage.

**SGND** (**Pin 29/Pin 7**): Signal Ground. All small-signal components and compensation components should connect to this ground, which in turn connects to PGND at one point. Pin 29 is the exposed pad, only available for the UFD package. The exposed pad must be soldered to PCB ground for electrical connection and rated thermal performance.

TK/SS1, TK/SS2 (Pin 2, Pin 7/Pin 5, Pin 9): Output Voltage Tracking and Soft-Start Inputs. When one particular channel is configured to be the master of two channels, a capacitor to ground at this pin sets the ramp rate for the master channel's output voltage. When the channel is configured to be the slave of two channels, the  $V_{FB}$  voltage of the master channel is reproduced by a resistor divider and applied to this pin. Internal soft-start currents of  $1.2\mu A$  are charging these pins.

**MODE/PLLIN (Pin 25/Pin 27):** Forced Continuous Mode, Burst Mode Operation, or Pulse-Skipping Mode Selection Pin and External Synchronization Input to Phase Detector Pin. Connect this pin to SGND to force both channels in continuous mode of operation. Connect to  $INTV_{CC}$  to enable pulse-skipping mode of operation. Leave the pin floating will enable Burst Mode operation. A clock on the pin will force the controller into continuous mode of operation and synchronize the internal oscillator with the clock on this pin. The PLL compensation components are integrated inside the IC.

FREQ (Pin 26/Pin 28): There is a precision 10μA current flowing out of this pin. Connect a resistor to ground set the controllers' operating frequency. Alternatively, this pin can be driven with a DC voltage to vary the frequency of the internal oscillator.

 $I_{LIM}$  (Pin 11/NA): Current Comparator Sense Voltage Range Inputs. This pin is to be programmed to SGND, FLOAT or INTV<sub>CC</sub> to set the maximum current sense threshold to three different levels for each comparator. The current limit default value is set to be 50mV for LTC3869GN-2.

**EXTV**<sub>CC</sub> (Pin 12/Pin 14): External Power Input to an Internal Switch Connected to INTV<sub>CC</sub>. This switch closes and supplies the IC power, bypassing the internal low dropout regulator, whenever EXTV<sub>CC</sub> is higher than 4.7V. Do not exceed 6V on this pin.

 $V_{IN}$  (Pin 20/Pin 22): Main Input Supply. Decouple this pin to PGND with a capacitor (0.1 $\mu$ F to 1 $\mu$ F).

**BOOST1**, **BOOST2** (Pin 22, Pin 16/Pin 24, Pin 18): Boosted Floating Driver Supplies. The (+) terminal of the booststrap capacitors connect to these pins. These pins swing from a diode voltage drop below INTV<sub>CC</sub> up to V<sub>IN</sub> + INTV<sub>CC</sub>.

**TG1**, **TG2** (Pin 23, Pin 15/Pin 25, Pin 17): Top Gate Driver Outputs. These are the outputs of floating drivers with a voltage swing equal to  $INTV_{CC}$  superimposed on the switch nodes voltages.

**SW1, SW2 (Pin 24, Pin 14/Pin 26, Pin 16):** Switch Node Connections to Inductors. Voltage swing at these pins is from a Schottky diode (external) voltage drop below ground to  $V_{\text{IN}}$ .

SENSE1+, SENSE2+ (Pin 28, Pin 9/Pin 2, Pin 12): Current Sense Comparator Inputs. The (+) inputs to the current comparators are normally connected to DCR sensing networks or current sensing resistors.

**SENSE1**<sup>-</sup>, **SENSE2**<sup>-</sup> (**Pin 1**, **Pin 8**/**Pin 3**, **Pin 11**): Current Sense Comparator Inputs. The (–) inputs to the current comparators are connected to the outputs.

**PGND (Pin 17/Pin 19):** Power Ground Pin. Connect this pin closely to the sources of the bottom N-channel MOSFETs, the (–) terminal of  $CV_{CC}$  and the (–) terminal of  $C_{IN}$ .

**BG1**, **BG2** (Pin 21, Pin 18/Pin 23, Pin 20): Bottom Gate Driver Outputs. These pins drive the gates of the bottom N-channel MOSFETs between PGND and  $INTV_{CC}$ .




## PIN FUNCTIONS (UFD/GN)

**INTV<sub>CC</sub> (Pin 19/Pin 21):** Internal 5V Regulator Output. The control circuits are powered from this voltage. Decouple this pin to PGND with a minimum of  $4.7\mu F$  low ESR tantalum or ceramic capacitor.

**PGOOD (Pin 13/Pin 15):** Power Good Indicator Output. Open drain logic out that is pulled to ground when either channel output exceeds ±10% regulation windows, after the internal 20µs power bad mask timer expires.

#### **FUNCTIONAL BLOCK DIAGRAM**



#### **OPERATION**

#### **Main Control Loop**

The LTC3869 is a constant-frequency, current mode stepdown controller with two channels operating 180 degrees out-of-phase. During normal operation, each top MOSFET is turned on when the clock for that channel sets the RS latch, and turned off when the main current comparator, I<sub>CMP</sub>, resets the RS latch. The peak inductor current at which I<sub>CMP</sub> resets the RS latch is controlled by the voltage on the I<sub>TH</sub> pin, which is the output of each error amplifier EA. The V<sub>FB</sub> pin receives the voltage feedback signal, which is compared to the internal reference voltage by the EA. When the load current increases, it causes a slight decrease in V<sub>FB</sub> relative to the 0.6V reference, which in turn causes the I<sub>TH</sub> voltage to increase until the average inductor current matches the new load current. After the top MOSFET has turned off, the bottom MOSFET is turned on until either the inductor current starts to reverse, as indicated by the reverse current comparator I<sub>RFV</sub>, or the beginning of the next cycle.

#### INTV<sub>CC</sub>/EXTV<sub>CC</sub> Power

Power for the top and bottom MOSFET drivers and most other internal circuitry is derived from the INTV $_{CC}$  pin. When the EXTV $_{CC}$  pin is left open or tied to a voltage less than 4.7V, an internal 5V linear regulator supplies INTV $_{CC}$  power from V $_{IN}$ . If EXTV $_{CC}$  is taken above 4.7V, the 5V regulator is turned off and an internal switch is turned on connecting EXTV $_{CC}$ . Using the EXTV $_{CC}$  pin allows the INTV $_{CC}$  power to be derived from a high efficiency external source such as one of the LTC3869 switching regulator outputs.

Each top MOSFET driver is biased from the floating bootstrap capacitor  $C_B$ , which normally recharges during each off cycle through an external diode when the top MOSFET turns off. If the input voltage  $V_{IN}$  decreases to a voltage close to  $V_{OUT}$ , the loop may enter dropout and attempt to turn on the top MOSFET continuously. The dropout detector detects this and forces the top MOSFET off for about one-twelfth of the clock period plus 100ns every third

cycle to allow  $C_B$  to recharge. However, it is recommended that a load be present or the IC operates at low frequency during the drop-out transition to ensure  $C_B$  is recharged.

## Shutdown and Start-Up (RUN1, RUN2 and TK/SS1, TK/SS2 Pins)

The two channels of the LTC3869 can be independently shut down using the RUN1 and RUN2 pins. Pulling either of these pins below 1.2V shuts down the main control loop for that controller. Pulling both pins low disables both controllers and most internal circuits, including the INTV $_{\rm CC}$  regulator. Releasing either RUN pin allows an internal 1 $\mu$ A current to pull up the pin and enable that controller. Alternatively, the RUN pin may be externally pulled up or driven directly by logic. Be careful not to exceed the Absolute Maximum Rating of 6V on this pin.

The start-up of each controller's output voltage  $V_{OUT}$  is controlled by the voltage on the TK/SS1 and TK/SS2 pins. When the voltage on the TK/SS pin is less than the 0.6V internal reference, the LTC3869 regulates the V<sub>FR</sub> voltage to the TK/SS pin voltage instead of the 0.6V reference. This allows the TK/SS pin to be used to program the soft-start period by connecting an external capacitor from the TK/SS pin to SGND. An internal 1.2µA pull-up current charges this capacitor, creating a voltage ramp on the TK/SS pin. As the TK/SS voltage rises linearly from 0V to 0.6V (and beyond), the output voltage  $V_{OUT}$  rises smoothly from zero to its final value. Alternatively the TK/SS pin can be used to cause the start-up of  $V_{OUT}$  to "track" that of another supply. Typically, this requires connecting to the TK/SS pin an external resistor divider from the other supply to ground (see the Applications Information section). When the corresponding RUN pin is pulled low to disable a controller, or when INTV<sub>CC</sub> drops below its undervoltage lockout threshold of 3.2V, the TK/SS pin is pulled low by an internal MOSFET. When in undervoltage lockout, both controllers are disabled and the external MOSFETs are held off.

#### **OPERATION**

## Light Load Current Operation (Burst Mode Operation, Pulse-Skipping, or Continuous Conduction)

The LTC3869 can be enabled to enter high efficiency Burst Mode operation, constant-frequency pulse-skipping mode, or forced continuous conduction mode. To select forced continuous operation, tie the MODE/PLLIN pin to a DC voltage below 0.6V (e.g., SGND). To select pulse-skipping mode of operation, tie the MODE/PLLIN pin to INTV<sub>CC</sub>. To select Burst Mode operation, float the MODE/PLLIN pin. When a controller is enabled for Burst Mode operation, the peak current in the inductor is set to approximately one-third of the maximum sense voltage even though the voltage on the I<sub>TH</sub> pin indicates a lower value. If the average inductor current is higher than the load current, the error amplifier EA will decrease the voltage on the I<sub>TH</sub> pin. When the  $I_{TH}$  voltage drops below 0.5V, the internal sleep signal goes high (enabling sleep mode) and the top MOSFET is turned off immediately, but the bottom MOSFET is turned off when the inductor current reaches zero.

In sleep mode, the load current is supplied by the output capacitor. As the output voltage decreases, the EA's output begins to rise. When the output voltage drops enough, the sleep signal goes low, and the controller resumes normal operation by turning on the top external MOSFET on the next cycle of the internal oscillator. When a controller is enabled for Burst Mode operation, the inductor current is not allowed to reverse. The reverse current comparator (I<sub>RFV</sub>) turns off the bottom external MOSFET just before the inductor current reaches zero, preventing it from reversing and going negative. Thus, the controller operates in discontinuous operation. In forced continuous operation, the inductor current is allowed to reverse at light loads or under large transient conditions. The peak inductor current is determined by the voltage on the I<sub>TH</sub> pin. In this mode, the efficiency at light loads is lower than in Burst Mode operation. However, continuous mode has the advantages of lower output ripple and less interference with audio circuitry.

When the MODE/PLLIN pin is connected to INTV<sub>CC</sub>, the LTC3869 operates in PWM pulse-skipping mode at light loads. At very light loads, the current comparator  $I_{CMP}$  may

remain tripped for several cycles and force the external top MOSFET to stay off for the same number of cycles (i.e., skipping pulses). The inductor current is not allowed to reverse (discontinuous operation). This mode, like forced continuous operation, exhibits low output ripple as well as low audio noise and reduced RF interference as compared to Burst Mode operation. It provides higher low current efficiency than forced continuous mode, but not nearly as high as Burst Mode operation.

#### **Single Output Multiphase Operation**

The LTC3869 can be used for single output multiphase converters by making these connections

- Tie all of the I<sub>TH</sub> pins together.
- Tie all of the V<sub>FB</sub> pins together.
- Tie all of the TK/SS pins together.
- Tie all of the RUN pins together.

LTC3869 has excellent current matching performance between channels to ensure that there are equal thermal stress for both channels.

## Frequency Selection and Phase-Locked Loop (FREQ and MODE/PLLIN Pins)

The selection of switching frequency is a trade-off between efficiency and component size. Low frequency operation increases efficiency by reducing MOSFET switching losses, but requires larger inductance and/or capacitance to maintain low output ripple voltage. The switching frequency of the LTC3869 controller can be selected using the FREQ pin. If the MODE/PLLIN pin is not being driven by an external clock source, the FREQ pin can be used to program the controller's operating frequency from 250kHz to 780kHz.

There is a precision  $10\mu A$  current flowing out of the FREQ pin, so the user can program the controller's switching frequency with a single resistor to SGND. A curve is provided later in the application section showing the relationship between the voltage on the FREQ pin and switching frequency.

#### **OPERATION**

A phase-locked loop (PLL) is integrated on the LTC3869 to synchronize the internal oscillator to an external clock source that is connected to the MODE/PLLIN pin. The controller is operating in forced continuous mode when it is synchronized.

The PLL loop filter network is integrated inside the LTC3869. The phase-locked loop is capable of locking any frequency within the range of 250kHz to 770kHz. The frequency setting resistor should always be present to set the controller's initial switching frequency before locking to the external clock.

#### Power Good (PGOOD Pin)

When  $V_{FB}$  pin voltage is not within  $\pm 10\%$  of the 0.6V reference voltage, the PGOOD pin is pulled low. The PGOOD pin is also pulled low when the RUN pin is below

1.2V or when the LTC3869 is in the soft-start or tracking phase. The PGOOD pin will flag power good immediately when both  $V_{FB}$  pins are within the  $\pm 10\%$  of the reference window. However, there is an internal 20µs power bad mask when  $V_{FB}$  goes out the  $\pm 10\%$  window. The PGOOD pin is allowed to be pulled up by an external resistor to a source of up to 6V.

#### **Output Overvoltage Protection**

An overvoltage comparator, OV, guards against transient overshoots (>10%) as well as other more serious conditions that may overvoltage the output. In such cases, the top MOSFET is turned off and the bottom MOSFET is turned on until the overvoltage condition is cleared.

The Typical Application on the first page is a basic LTC3869 application circuit. LTC3869 can be configured to use either DCR (inductor resistance) sensing or low value resistor sensing. The choice between the two current sensing schemes is largely a design trade-off between cost, power consumption, and accuracy. DCR sensing is becoming popular because it saves expensive current sensing resistors and is more power efficient, especially in high current applications. However, current sensing resistors provide the most accurate current limits for the controller. Other external component selection is driven by the load requirement, and begins with the selection of R<sub>SENSE</sub> (if R<sub>SENSE</sub> is used) and inductor value. Next, the power MOSFETs are selected. Finally, input and output capacitors are selected.

#### **Current Limit Programming**

The  $I_{LIM}$  pin is a tri-level logic input which sets the maximum current limit of the controller. When  $I_{LIM}$  is either grounded, floated or tied to  $INTV_{CC}$ , the typical value for the maximum current sense threshold will be 30mV, 50mV or 75mV, respectively.

Which setting should be used? For the best current limit accuracy, use the 75mV setting. The 30mV setting will allow for the use of very low DCR inductors or sense resistors, but at the expense of current limit accuracy. The 50mV setting is a good balance between the two. For single output dual phase applications, use the 50mV or 75mV setting for optimal current sharing.

#### SENSE+ and SENSE- Pins

The SENSE<sup>+</sup> and SENSE<sup>-</sup> pins are the inputs to the current comparators. The common mode input voltage range of the current comparators is 0V to 12.5V. Both SENSE pins are high impedance inputs with small base currents of less than 1µA. When the SENSE pins ramp up from 0V to 1.4V, the small base currents flow out of the SENSE pins. When the SENSE pins ramp down from 12.5V to 1.1V, the small base currents flow into the SENSE pins. The high impedance inputs to the current comparators allow accurate DCR sensing. However, care must be taken not to float these pins during normal operation. The LTC3869GN-2 defaults to 50mV current limit value.

Filter components mutual to the sense lines should be placed close to the LTC3869, and the sense lines should run close together to a Kelvin connection underneath the current sense element (shown in Figure 1). Sensing current elsewhere can effectively add parasitic inductance and capacitance to the current sense element, degrading the information at the sense terminals and making the programmed current limit unpredictable. If DCR sensing is used (Figure 2b), sense resistor R1 should be placed close to the switching node, to prevent noise from coupling into sensitive small-signal nodes. The capacitor C1 should be placed close to the IC pins.




Figure 1. Sense Lines Placement with Sense Resistor

#### **Low Value Resistors Current Sensing**

A typical sensing circuit using a discrete resistor is shown in Figure 2a.  $R_{SENSE}$  is chosen based on the required output current.

The current comparator has a maximum threshold  $V_{SENSE(MAX)}$  determined by the  $I_{LIM}$  setting. The input common mode range of the current comparator is 0V to 12.5V. The current comparator threshold sets the peak of the inductor current, yielding a maximum average output current  $I_{MAX}$  equal to the peak value less half the peak-to-peak ripple current,  $\Delta I_L$ . To calculate the sense resistor value, use the equation:

$$R_{SENSE} = \frac{V_{SENSE(MAX)}}{I_{MAX} + \frac{\Delta I_{L}}{2}}$$


Because of possible PCB noise in the current sensing loop, the AC current sensing ripple of  $\Delta V_{SENSE} = \Delta I_L \cdot R_{SENSE}$  also needs to be checked in the design to get a good signal-to-noise ratio. In general, for a reasonably good PCB layout, a  $10mV \Delta V_{SENSE}$  voltage is recommended as a conservative number to start with, either for  $R_{SENSE}$  or DCR sensing applications, for duty cycles less than 40%.



For previous generation current mode controllers, the maximum sense voltage was high enough (e.g., 75mV for the LTC1628 / LTC3728 family) that the voltage drop across the parasitic inductance of the sense resistor represented a relatively small error. For today's highest current density solutions, however, the value of the sense resistor can be less than  $1m\Omega$  and the peak sense voltage can be as low as 20mV. In addition, inductor ripple currents greater than 50% with operation up to 1MHz are becoming more common. Under these conditions the voltage drop across the sense resistor's parasitic inductance is no longer negligible. A typical sensing circuit using a discrete resistor is shown in Figure 2a. In previous generations of controllers. a small RC filter placed near the IC was commonly used to reduce the effects of capacitive and inductive noise coupled inthe sense traces on the PCB. A typical filter consists of two series  $10\Omega$  resistors connected to a parallel 1000pFcapacitor, resulting in a time constant of 20ns.

This same RC filter, with minor modifications, can be used to extract the resistive component of the current sense signal in the presence of parasitic inductance. For example, Figure 3 illustrates the voltage waveform across a  $2m\Omega$  sense resistor with a 2010 footprint for the 1.2V/15A converter operating at 100% load. The waveform is the superposition of a purely resistive component and a purely inductive component. It was measured using two scope probes and waveform math to obtain a differential measurement. Based on additional measurements of the inductor ripple current and the on-time and off-time of the top switch, the value of the parasitic inductance was determined to be 0.5nH using the equation:

$$ESL = \frac{V_{ESL(STEP)}}{\Delta I_{L}} \frac{t_{ON} \cdot t_{OFF}}{t_{ON} + t_{OFF}}$$



\*PLACE C1 NEAR SENSE\*, R1||R2 × C1 = L DCR RSENSE(EQ) = DCR R2 R1 + R2 SENSE PINS

\*\*PLACE R1 NEXT TO

(2a) Using a Resistor to Sense Current

(2b) Using the Inductor DCR to Sense Current

Figure 2. Two Different Methods of Sensing Current

INDUCTOR

LINEAD TECHNOLOGY




Figure 3. Voltage Waveform Measured Directly Across the Sense Resistor




Figure 4. Voltage Waveform Measured After the Sense Resistor Filter.  $C_F = 1000 pF$ ,  $R_F = 100 \Omega$ 

If the RC time constant is chosen to be close to the parasitic inductance divided by the sense resistor (L/R), the resulting waveform looks resistive again, as shown in Figure 4. For applications using low maximum sense voltages, check the sense resistor manufacturer's data sheet for information about parasitic inductance. In the absence of data, measure the voltage drop directly across the sense resistor to extract the magnitude of the ESL step and use the equation above to determine the ESL. However, do not over-filter. Keep the RC time constant less than or equal to the inductor time constant to maintain a high enough ripple voltage on  $V_{\rm RSENSE}$ .

The above generally applies to high density/high current applications where  $I_{MAX}\!>\!10A$  and low values of inductors are used. For applications where  $I_{MAX}\!<\!10A$ , set  $R_F$  to  $10\Omega$  and  $C_F$  to 1000pE This will provide a good starting point.

The filter components need to be placed close to the IC. The positive and negative sense traces need to be routed as a differential pair and Kelvin connected to the sense resistor.

#### **Inductor DCR Sensing**

For applications requiring the highest possible efficiency at high load currents, the LTC3869 is capable of sensing the voltage drop across the inductor DCR, as shown in Figure 2b. The DCR of the inductor represents the small amount of DC winding resistance of the copper, which can be less than  $1m\Omega$  for today's low value, high current inductors. In a high current application requiring such an inductor, conduction loss through a sense resistor would cost several points of efficiency compared to DCR sensing.

If the external R1 || R2 • C1 time constant is chosen to be exactly equal to the L/DCR time constant, the voltage drop across the external capacitor is equal to the drop across the inductor DCR multiplied by R2/(R1 + R2). R2 scales the voltage across the sense terminals for applications where the DCR is greater than the target sense resistor value. To properly dimension the external filter components, the DCR of the inductor must be known. It can be measured using a good RLC meter, but the DCR tolerance is not always the same and varies with temperature; consult the manufacturers' data sheets for detailed information.

Using the inductor ripple current value from the Inductor Value Calculation section, the target sense resistor value is:

$$R_{SENSE(EQUIV)} = \frac{V_{SENSE(MAX)}}{I_{MAX} + \frac{\Delta I_L}{2}}$$

To ensure that the application will deliver full load current over the full operating temperature range, choose the minimum value for the Maximum Current Sense Threshold ( $V_{SENSE(MAX)}$ ) in the Electrical Characteristics table (23mV, 43mV, or 68mV, depending on the state of the  $I_{LIM}$  pin).

Next, determine the DCR of the inductor. Where provided, use the manufacturer's maximum value, usually given at 20°C. Increase this value to account for the temperature coefficient of resistance, which is approximately 0.4%/°C. A conservative value for  $T_{L(MAX)}$  is 100°C.



To scale the maximum inductor DCR to the desired sense resistor value, use the divider ratio:

$$R_D = \frac{R_{SENSE(EQUIV)}}{DCR_{(MAX)} \text{ at } T_{L(MAX)}}$$

C1 is usually selected to be in the range of  $0.047\mu F$  to  $0.47\mu F$ . This forces R1 || R2 to around  $2k\Omega$ , reducing error that might have been caused by the SENSE pins'  $\pm 1\mu A$  current.  $T_{L(MAX)}$  is the maximum inductor temperature.

The equivalent resistance R1 || R2 is scaled to the room temperature inductance and maximum DCR:

R1|| R2 = 
$$\frac{L}{(DCR \text{ at } 20^{\circ}C) \cdot C1}$$

The sense resistor values are:

R1 = 
$$\frac{\text{R1}||\text{R2}}{\text{R}_{\text{D}}}$$
; R2 =  $\frac{\text{R1} \cdot \text{R}_{\text{D}}}{1 - \text{R}_{\text{D}}}$ 

The maximum power loss in R1 is related to duty cycle, and will occur in continuous mode at the maximum input voltage:

$$P_{LOSS} R1 = \frac{\left(V_{IN(MAX)} - V_{OUT}\right) \cdot V_{OUT}}{R1}$$

Ensure that R1 has a power rating higher than this value. If high efficiency is necessary at light loads, consider this power loss when deciding whether to use DCR sensing or sense resistors. Light load power loss can be modestly higher with a DCR network than with a sense resistor, due to the extra switching losses incurred through R1. However, DCR sensing eliminates a sense resistor, reduces conduction losses and provides higher efficiency at heavy loads. Peak efficiency is about the same with either method.

To maintain a good signal to noise ratio for the current sense signal, use a minimum  $\Delta V_{SENSE}$  of 10mV for duty cycles less than 40%. For a DCR sensing application, the actual ripple voltage will be determined by the equation:

$$\Delta V_{SENSE} = \frac{V_{IN} - V_{OUT}}{R1 \cdot C1} \frac{V_{OUT}}{V_{IN} \cdot f_{OSC}}$$

#### **Slope Compensation and Inductor Peak Current**

Slope compensation provides stability in constant-frequency architectures by preventing subharmonic oscillations at high duty cycles. It is accomplished internally by adding a compensating ramp to the inductor current signal at duty cycles in excess of 40%. Normally, this results in a reduction of maximum inductor peak current for duty cycles > 40%. However, the LTC3869 uses a scheme that counteracts this compensating ramp, which allows the maximum inductor peak current to remain unaffected throughout all duty cycles.

#### **Inductor Value Calculation**

Given the desired input and output voltages, the inductor value and operating frequency f<sub>OSC</sub> directly determine the inductor's peak-to-peak ripple current:

$$I_{RIPPLE} = \frac{V_{OUT}}{V_{IN}} \left( \frac{V_{IN} - V_{OUT}}{f_{OSC} \cdot L} \right)$$

Lower ripple current reduces core losses in the inductor, ESR losses in the output capacitors, and output voltage ripple. Thus, highest efficiency operation is obtained at low frequency with a small ripple current. Achieving this, however, requires a large inductor.

A reasonable starting point is to choose a ripple current that is about 40% of  $I_{OUT(MAX)}$  for a duty cycle less than 40%. Note that the largest ripple current occurs at the highest input voltage. To guarantee that ripple current does not exceed a specified maximum, the inductor should be chosen according to:

$$L \ge \frac{V_{\text{IN}} - V_{\text{OUT}}}{f_{\text{OSC}} \cdot I_{\text{RIPPLE}}} \cdot \frac{V_{\text{OUT}}}{V_{\text{IN}}}$$

For duty cycles greater than 40%, the 10mV current sense ripple voltage requirement is relaxed because the slope compensation signal aids the signal-to-noise ratio and because a lower limit is placed on the inductor value to avoid subharmonic oscillations. To ensure stability for

LINEAR

duty cycles up to the maximum of 95%, use the following equation to find the minimum inductance.

$$L_{MIN} > \frac{V_{OUT}}{f_{SW} \cdot I_{LOAD(MAX)}} \cdot 1.4$$

where

 $L_{MIN}$  is in units of  $\mu H$   $f_{SW}$  is in units of MHz

#### **Inductor Core Selection**

Once the inductance value is determined, the type of inductor must be selected. Core loss is independent of core size for a fixed inductor value, but it is very dependent on inductance selected. As inductance increases, core losses go down. Unfortunately, increased inductance requires more turns of wire and therefore copper losses will increase.

Ferrite designs have very low core loss and are preferred at high switching frequencies, so design goals can concentrate on copper loss and preventing saturation. Ferrite core material saturates "hard," which means that inductance collapses abruptly when the peak design current is exceeded. This results in an abrupt increase in inductor ripple current and consequent output voltage ripple. Do not allow the core to saturate!

## Power MOSFET and Schottky Diode (Optional) Selection

Two external power MOSFETs must be selected for each controller in the LTC3869: one N-channel MOSFET for the top (main) switch, and one N-channel MOSFET for the bottom (synchronous) switch.

The peak-to-peak drive levels are set by the INTV<sub>CC</sub> voltage. This voltage is typically 5V during start-up (see EXTV<sub>CC</sub> Pin Connection). Consequently, logic-level threshold MOSFETs must be used in most applications. The only exception is if low input voltage is expected (V<sub>IN</sub> < 5V); then, sub-logic level threshold MOSFETs (V<sub>GS(TH)</sub> < 3V) should be used. Pay close attention to the BV<sub>DSS</sub> specification for the MOSFETs as well; most of the logic level MOSFETs are limited to 30V or less.

Selection criteria for the power MOSFETs include the on-resistance  $R_{DS(ON)}$ , Miller capacitance  $C_{MILLER}$ , input voltage and maximum output current. Miller capacitance,  $C_{MILLER}$ , can be approximated from the gate charge curve usually provided on the MOSFET manufacturers' data sheet.  $C_{MILLER}$  is equal to the increase in gate charge along the horizontal axis while the curve is approximately flat divided by the specified change in  $V_{DS}$ . This result is then multiplied by the ratio of the application applied  $V_{DS}$  to the gate charge curve specified  $V_{DS}$ . When the IC is operating in continuous mode the duty cycles for the top and bottom MOSFETs are given by:

$$\begin{aligned} & \text{Main Switch Duty Cycle} = \frac{V_{OUT}}{V_{IN}} \\ & \text{Synchronous Switch Duty Cycle} = \frac{V_{IN} - V_{OUT}}{V_{IN}} \end{aligned}$$

The MOSFET power dissipations at maximum output current are given by:

$$\begin{split} P_{MAIN} &= \frac{V_{OUT}}{V_{IN}} \big(I_{MAX}\big)^2 \big(1 + \delta\big) R_{DS(ON)} + \\ & \big(V_{IN}\big)^2 \bigg(\frac{I_{MAX}}{2}\bigg) \big(R_{DR}\big) \big(C_{MILLER}\big) \bullet \\ & \left[\frac{1}{V_{INTVCC} - V_{TH(MIN)}} + \frac{1}{V_{TH(MIN)}}\right] \bullet f_{OSC} \end{split}$$

$$P_{SYNC} = \frac{V_{IN} - V_{OUT}}{V_{IN}} (I_{MAX})^2 (1 + \delta) R_{DS(ON)}$$

where  $\delta$  is the temperature dependency of  $R_{DS(ON)}$  and  $R_{DR}$  (approximately  $2\Omega)$  is the effective driver resistance at the MOSFET's Miller threshold voltage.  $V_{TH(MIN)}$  is the typical MOSFET minimum threshold voltage.

Both MOSFETs have  $I^2R$  losses while the topside N-channel equation includes an additional term for transition losses, which are highest at high input voltages. For  $V_{IN} < 20V$  the high current efficiency generally improves with larger MOSFETs, while for  $V_{IN} > 20V$  the transition losses rapidly increase to the point that the use of a higher  $R_{DS(ON)}$  device with lower  $C_{MILLER}$  actually provides higher efficiency.



The synchronous MOSFET losses are greatest at high input voltage when the top switch duty factor is low or during a short-circuit when the synchronous switch is on close to 100% of the period.

The term  $(1 + \delta)$  is generally given for a MOSFET in the form of a normalized  $R_{DS(0N)}$  vs Temperature curve, but  $\delta = 0.005/^{\circ}C$  can be used as an approximation for low voltage MOSFETs.

The optional Schottky diodes conduct during the dead time between the conduction of the two power MOSFETs. These prevent the body diodes of the bottom MOSFETs from turning on, storing charge during the dead time and requiring a reverse recovery period that could cost as much as 3% in efficiency at high  $V_{\rm IN}.$  A 1A to 3A Schottky is generally a good compromise for both regions of operation due to the relatively small average current. Larger diodes result in additional transition losses due to their larger junction capacitance. A Schottky diode in parallel with the bottom FET may also provide a modest improvement in Burst Mode efficiency.

#### **Soft-Start and Tracking**

The LTC3869 has the ability to either soft-start by itself with a capacitor or track the output of another channel or external supply. When one particular channel is configured to soft-start by itself, a capacitor should be connected to its TK/SS pin. This channel is in the shutdown state if its RUN pin voltage is below 1.2V. Its TK/SS pin is actively pulled to ground in this shutdown state.

Once the RUN pin voltage is above 1.2V, the channel powers up. A soft-start current of 1.2 $\mu$ A then starts to charge its soft-start capacitor. Note that soft-start or tracking is achieved not by limiting the maximum output current of

the controller but by controlling the output ramp voltage according to the ramp rate on the TK/SS pin. Current foldback is disabled during this phase to ensure smooth soft-start or tracking. The soft-start or tracking range is defined to be the voltage range from 0V to 0.6V on the TK/SS pin. The total soft-start time can be calculated as:

$$t_{SOFTSTART} = 0.6 \cdot \frac{C_{SS}}{1.2 \mu A}$$

Regardless of the mode selected by the MODE/PLLIN pin, the regulator will always start in pulse-skipping mode up to TK/SS = 0.5V. Between TK/SS = 0.5V and 0.54V, it will operate in forced continuous mode and revert to the selected mode once TK/SS > 0.54V. The output ripple is minimized during the 40mV forced continuous mode window ensuring a clean PGOOD signal.

When the channel is configured to track another supply, the feedback voltage of the other supply is duplicated by a resistor divider and applied to the TK/SS pin. Therefore, the voltage ramp rate on this pin is determined by the ramp rate of the other supply's voltage. Note that the small soft-start capacitor charging current is always flowing, producing a small offset error. To minimize this error, select the tracking resistive divider value to be small enough to make this error negligible.

In order to track down another channel or supply after the soft-start phase expires, the LTC3869 is forced into continuous mode of operation as soon as  $V_{FB}$  is below the undervoltage threshold of 0.54V regardless of the setting on the MODE/PLLIN pin. However, the LTC3869 should always be set in force continuous mode tracking down when there is no load. After TK/SS drops below 0.1V, its channel will operate in discontinuous mode.


#### **Output Voltage Tracking**

The LTC3869 allows the user to program how its output ramps up and down by means of the TK/SS pins. Through these pins, the output can be set up to either coincidentally or ratiometrically track another supply's output, as shown in Figure 5. In the following discussions,  $V_{OUT1}$  refers to the LTC3869's output 1 as a master channel and  $V_{OUT2}$  refers to the LTC3869's output 2 as a slave channel. In practice, though, either phase can be used as the master. To implement the coincident tracking in Figure 5a, connect an additional resistive divider to  $V_{OUT1}$  and connect its midpoint to the TK/SS pin of the slave channel. The ratio of this divider should be the same as that of the slave channel's feedback divider shown in Figure 6a. In this tracking mode,  $V_{OUT1}$  must be set higher than  $V_{OUT2}$ .

To implement the ratiometric tracking in Figure 6b, the ratio of the  $V_{OUT2}$  divider should be exactly the same as the master channel's feedback divider shown in Figure 6b. By selecting different resistors, the LTC3869 can achieve different modes of tracking including the two in Figure 5.

So which mode should be programmed? While either mode in Figure 5 satisfies most practical applications, some tradeoffs exist. The ratiometric mode saves a pair of resistors, but the coincident mode offers better output regulation.

When the master channel's output experiences dynamic excursion (under load transient, for example), the slave channel output will be affected as well. For better output regulation, use the coincident tracking mode instead of ratiometric.






Figure 5. Two Different Modes of Output Voltage Tracking




Figure 6. Setup for Coincident and Ratiometric Tracking



#### INTV<sub>CC</sub> Regulators and EXTV<sub>CC</sub>

The LTC3869 features a true PMOS LDO that supplies power to INTV<sub>CC</sub> from the  $V_{IN}$  supply. INTV<sub>CC</sub> powers the gate drivers and much of the LTC3869's internal circuitry. The linear regulator regulates the voltage at the INTV<sub>CC</sub> pin to 5V when  $V_{IN}$  is greater than 5.5V. EXTV<sub>CC</sub> connects to INTV<sub>CC</sub> through a P-channel MOSFET and can supply the needed power when its voltage is higher than 4.7V. Each of these can supply a peak current of 100mA and must be bypassed to ground with a minimum of 4.7µF ceramic capacitor or low ESR electrolytic capacitor. No matter what type of bulk capacitor is used, an additional 0.1µF ceramic capacitor placed directly adjacent to the INTV<sub>CC</sub> and PGND pins is highly recommended. Good bypassing is needed to supply the high transient currents required by the MOSFET gate drivers and to prevent interaction between the channels.

High input voltage applications in which large MOSFETs are being driven at high frequencies may cause the maximum junction temperature rating for the LTC3869 to be exceeded. The INTV<sub>CC</sub> current, which is dominated by the gate charge current, may be supplied by either the 5V linear regulator or EXTV<sub>CC</sub>. When the voltage on the EXTV<sub>CC</sub> pin is less than 4.7V, the linear regulator is enabled. Power dissipation for the IC in this case is highest and is equal to  $V_{IN} \bullet I_{INTVCC}$ . The gate charge current is dependent on operating frequency as discussed in the Efficiency Considerations section. The junction temperature can be estimated by using the equations given in Note 3 of the Electrical Characteristics. For example, the LTC3869 INTV<sub>CC</sub> current is limited to less than 42mA from a 38V supply in the UFD package and not using the EXTV<sub>CC</sub> supply:

$$T_{.1} = 70^{\circ}C + (42mA)(38V)(34^{\circ}C/W) = 125^{\circ}C$$

To prevent the maximum junction temperature from being exceeded, the input supply current must be checked while operating in continuous conduction mode (MODE/PLLIN = SGND) at maximum  $V_{IN}$ . When the voltage applied to EXT- $V_{CC}$  rises above 4.7V, the INTV $_{CC}$  linear regulator is turned off and the EXTV $_{CC}$  is connected to the INTV $_{CC}$ . The EXTV $_{CC}$  remains on as long as the voltage applied to EXTV $_{CC}$  remains

above 4.5V. Using the EXTV $_{CC}$  allows the MOSFET driver and control power to be derived from one of the LTC3869's switching regulator outputs during normal operation and from the INTV $_{CC}$  when the output is out of regulation (e.g., start-up, short-circuit). If more current is required through the EXTV $_{CC}$  than is specified, an external Schottky diode can be added between the EXTV $_{CC}$  and INTV $_{CC}$  pins. Do not apply more than 6V to the EXTV $_{CC}$  pin and make sure that EXTV $_{CC}$  < V $_{IN}$  at all times.

Significant efficiency and thermal gains can be realized by powering  $INTV_{CC}$  from the output, since the  $V_{IN}$  current resulting from the driver and control currents will be scaled by a factor of (Duty Cycle)/(Switcher Efficiency).

Tying the EXTV<sub>CC</sub> pin to a 5V supply reduces the junction temperature in the previous example from 125°C to:

$$T_J = 70^{\circ}C + (42mA)(5V)(34^{\circ}C/W) = 77^{\circ}C$$

However, for 3.3V and other low voltage outputs, additional circuitry is required to derive  $INTV_{CC}$  power from the output.

The following list summarizes the four possible connections for  $\mathsf{EXTV}_\mathsf{CC}$ :

- EXTV<sub>CC</sub> left open (or grounded). This will cause INTV<sub>CC</sub> to be powered from the internal 5V regulator resulting in an efficiency penalty of up to 10% at high input voltages.
- EXTV<sub>CC</sub> connected directly to V<sub>OUT</sub>. This is the normal connection for a 5V regulator and provides the highest efficiency.
- EXTV<sub>CC</sub> connected to an external supply. If a 5V external supply is available, it may be used to power EXTV<sub>CC</sub> providing it is compatible with the MOSFET gate drive requirements.
- 4. EXTV<sub>CC</sub> connected to an output-derived boost network. For 3.3V and other low voltage regulators, efficiency gains can still be realized by connecting EXTV<sub>CC</sub> to an output-derived voltage that has been boosted to greater than 4.7V.

LINEAR TECHNOLOGY

For applications where the main input power is below 5V, tie the  $V_{IN}$  and  $INTV_{CC}$  pins together and tie the combined pins to the 5V input with a  $1\Omega$  or  $2.2\Omega$  resistor as shown in Figure 7 to minimize the voltage drop caused by the gate charge current. This will override the  $INTV_{CC}$  linear regulator and will prevent  $INTV_{CC}$  from dropping too low due to the dropout voltage. Make sure the  $INTV_{CC}$  voltage is at or exceeds the  $R_{DS(ON)}$  test voltage for the MOSFET which is typically 4.5V for logic level devices.




Figure 7. Setup for a 5V Input

#### Topside MOSFET Driver Supply (CB, DB)

External bootstrap capacitors C<sub>B</sub> connected to the BOOST pins supply the gate drive voltages for the topside MOSFETs. Capacitor C<sub>B</sub> in the Functional Diagram is charged though external diode DB from INTV<sub>CC</sub> when the SW pin is low. When one of the topside MOSFETs is to be turned on, the driver places the C<sub>B</sub> voltage across the gate source of the desired MOSFET. This enhances the MOSFET and turns on the topside switch. The switch node voltage, SW, rises to V<sub>IN</sub> and the BOOST pin follows. With the topside MOSFET on, the boost voltage is above the input supply:  $V_{BOOST} = V_{IN} + V_{INTVCC}$ . The value of the boost capacitor C<sub>B</sub> needs to be 100 times that of the total input capacitance of the topside MOSFET(s). The reverse breakdown of the external Schottky diode must be greater than  $V_{IN(MAX)}$ . Make sure the diode is a low leakage diode even at hot temperature to prevent leakage current feeding INTV<sub>CC</sub>. When adjusting the gate drive level, the final arbiter is the total input current for the regulator. If a change is made and the input current decreases, then the efficiency has improved. If there is no change in input current, then there is no change in efficiency.

#### Undervoltage Lockout

The LTC3869 has two functions that help protect the controller in case of undervoltage conditions. A precision

UVLO comparator constantly monitors the INTV $_{CC}$  voltage to ensure that an adequate gate-drive voltage is present. It locks out the switching action when INTV $_{CC}$  is below 3.2V. To prevent oscillation when there is a disturbance on the INTV $_{CC}$ , the UVLO comparator has 600mV of precision hysteresis.

Another way to detect an undervoltage condition is to monitor the  $V_{IN}$  supply. Because the RUN pins have a precision turn-on reference of 1.2V, one can use a resistor divider to  $V_{IN}$  to turn on the IC when  $V_{IN}$  is high enough. An extra 4.5 $\mu$ A of current flows out of the RUN pin once the RUN pin voltage passes 1.2V. One can program the hysteresis of the run comparator by adjusting the values of the resistive divider. For accurate  $V_{IN}$  undervoltage detection,  $V_{IN}$  needs to be higher than 4.5V.

#### CIN and COUT Selection

The selection of  $C_{IN}$  is simplified by the 2-phase architecture and its impact on the worst-case RMS current drawn through the input network (battery/fuse/capacitor). It can be shown that the worst-case capacitor RMS current occurs when only one controller is operating. The controller with the highest  $(V_{OUT})(I_{OUT})$  product needs to be used in the formula below to determine the maximum RMS capacitor current requirement. Increasing the output current drawn from the other controller will actually decrease the input RMS ripple current from its maximum value. The out-of-phase technique typically reduces the input capacitor's RMS ripple current by a factor of 30% to 70% when compared to a single phase power supply solution.

In continuous mode, the source current of the top MOSFET is a square wave of duty cycle  $(V_{OUT})/(V_{IN})$ . To prevent large voltage transients, a low ESR capacitor sized for the maximum RMS current of one channel must be used. The maximum RMS capacitor current is given by:

$$C_{IN}$$
 Required  $I_{RMS} \approx \frac{I_{MAX}}{V_{IN}} [(V_{OUT})(V_{IN} - V_{OUT})]^{1/2}$ 

This formula has a maximum at  $V_{IN} = 2V_{OUT}$ , where  $I_{RMS} = I_{OUT}/2$ . This simple worst-case condition is commonly used for design because even significant deviations do not offer much relief. Note that capacitor manufacturers' ripple current ratings are often based on only 2000 hours of life.

3869



This makes it advisable to further derate the capacitor, or to choose a capacitor rated at a higher temperature than required. Several capacitors may be paralleled to meet size or height requirements in the design. Due to the high operating frequency of the LTC3869, ceramic capacitors can also be used for  $C_{\rm IN}$ . Always consult the manufacturer if there is any question.

The benefit of the LTC3869 2-phase operation can be calculated by using the equation above for the higher power controller and then calculating the loss that would have resulted if both controller channels switched on at the same time. The total RMS power lost is lower when both controllers are operating due to the reduced overlap of current pulses required through the input capacitor's ESR. This is why the input capacitor's requirement calculated above for the worst-case controller is adequate for the dual controller design. Also, the input protection fuse resistance, battery resistance, and PC board trace resistance losses are also reduced due to the reduced peak currents in a 2-phase system. The overall benefit of a multiphase design will only be fully realized when the source impedance of the power supply/battery is included in the efficiency testing. The sources of the top MOSFETs should be placed within 1cm of each other and share a common  $C_{IN}(s)$ . Separating the sources and  $C_{IN}$  may produce undesirable voltage and current resonances at V<sub>IN</sub>.

A small (0.1 $\mu$ F to 1 $\mu$ F) bypass capacitor between the chip  $V_{IN}$  pin and ground, placed close to the LTC3869, is also suggested. A 2.2 $\Omega$  to 10 $\Omega$  resistor placed between  $C_{IN}$  (C1) and the  $V_{IN}$  pin provides further isolation between the two channels.

The selection of  $C_{OUT}$  is driven by the effective series resistance (ESR). Typically, once the ESR requirement is satisfied, the capacitance is adequate for filtering. The output ripple ( $\Delta V_{OUT}$ ) is approximated by:

$$\Delta V_{OUT} \approx I_{RIPPLE} \left( ESR + \frac{1}{8fC_{OUT}} \right)$$

where f is the operating frequency,  $C_{OUT}$  is the output capacitance and  $I_{RIPPLE}$  is the ripple current in the inductor. The output ripple is highest at maximum input voltage since  $I_{RIPPLE}$  increases with input voltage.

#### **Setting Output Voltage**

The LTC3869 output voltages are each set by an external feedback resistive divider carefully placed across the output, as shown in Figure 8. The regulated output voltage is determined by:

$$V_{OUT} = 0.6V \bullet \left(1 + \frac{R_B}{R_A}\right)$$

To improve the frequency response, a feed-forward capacitor,  $C_{FF}$ , may be used. Great care should be taken to route the  $V_{FB}$  line away from noise sources, such as the inductor or the SW line.




Figure 8. Setting Output Voltage

#### **Fault Conditions: Current Limit and Current Foldback**

The LTC3869 includes current foldback to help limit load current when the output is shorted to ground. If the output falls below 50% of its nominal output level, then the maximum sense voltage is progressively lowered from its maximum programmed value to one-third of the maximum value. Foldback current limiting is disabled during the soft-start or tracking up. Under short-circuit conditions with very low duty cycles, the LTC3869 will begin cycle skipping in order to limit the short-circuit current. In this situation the bottom MOSFET will be dissipating most of the power but less than in normal operation. The short-circuit ripple current is determined by the minimum on-time  $t_{\text{ON(MIN)}}$  of the LTC3869 ( $\approx$  90ns), the input voltage and inductor value:

$$\Delta I_{L(SC)} = t_{ON(MIN)} \cdot \frac{V_{IN}}{L}$$

The resulting short-circuit current is:

$$I_{SC} = \frac{1/3 \text{ V}_{SENSE(MAX)}}{R_{SENSE}} - \frac{1}{2} \Delta I_{L(SC)}$$

38691



#### Phase-Locked Loop and Frequency Synchronization

The LTC3869 has a phase-locked loop (PLL) comprised of an internal voltage-controlled oscillator (V<sub>CO</sub>) and a phase detector. This allows the turn-on of the top MOSFET of controller 1 to be locked to the rising edge of an external clock signal applied to the MODE/PLLIN pin. The turn-on of controller 2's top MOSFET is thus 180 degrees out-of-phase with the external clock. The phase detector is an edge sensitive digital type that provides zero degrees phase shift between the external and internal oscillators. This type of phase detector does not exhibit false lock to harmonics of the external clock.

The output of the phase detector is a pair of complementary current sources that charge or discharge the internal filter network. There is a precision 10µA of current flowing out of FREQ pin. This allows the user to use a single resistor to SGND to set the switching frequency when no external clock is applied to the MODE/PLLIN pin. The internal switch between FREQ pin and the integrated PLL filter network is ON, allowing the filter network to be pre-charged to the same voltage potential as the FREQ pin. The relationship between the voltage on the FREQ pin and the operating frequency is shown in Figure 9 and specified in the Electrical Characteristics table. If an external clock is detected on the MODE/PLLIN pin, the internal switch mentioned above will turn off and isolate the influence of FREQ pin. Note that the LTC3869 can only be synchronized to an external clock whose frequency is within range of the LTC3869's internal  $V_{CO}$ . This is guaranteed to be between 250kHz and 780kHz. A simplified block diagram is shown in Figure 10.

If the external clock frequency is greater than the internal oscillator's frequency,  $f_{OSC}$ , then current is sourced continuously from the phase detector output, pulling up the filter network. When the external clock frequency is less than  $f_{OSC}$ , current is sunk continuously, pulling down the filter network. If the external and internal frequencies are the same but exhibit a phase difference, the current sources turn on for an amount of time corresponding to the phase difference. The voltage on the filter network is adjusted until the phase and frequency of the internal and external oscillators are identical. At the stable operating point, the phase detector output is high impedance and the filter capacitor holds the voltage.




Figure 9. Relationship Between Oscillator Frequency and Voltage at the FREQ Pin




Figure 10. Phase-Locked Loop Block Diagram

Typically, the external clock (on MODE/PLLIN pin) input high threshold is 1.6V, while the input low threshold is 1V. It is not recommended to apply the external clock when IC is in shutdown.

#### **Minimum On-Time Considerations**

Minimum on-time  $t_{ON(MIN)}$  is the smallest time duration that the LTC3869 is capable of turning on the top MOSFET. It is determined by internal timing delays and the gate charge required to turn on the top MOSFET. Low duty cycle applications may approach this minimum on-time limit and care should be taken to ensure that

$$t_{ON(MIN)} < \frac{V_{OUT}}{V_{IN}(f)}$$



If the duty cycle falls below what can be accommodated by the minimum on-time, the controller will begin to skip cycles. The output voltage will continue to be regulated, but the ripple voltage and current will increase.

The minimum on-time for the LTC3869 is approximately 90ns, with reasonably good PCB layout, minimum 40% inductor current ripple and at least 10mV – 15mV ripple on the current sense signal. The minimum on-time can be affected by PCB switching noise in the voltage and current loop. As the peak sense voltage decreases the minimum on-time gradually increases to 130ns. This is of particular concern in forced continuous applications with low ripple current at light loads. If the duty cycle drops below the minimum on-time limit in this situation, a significant amount of cycle skipping can occur with correspondingly larger current and voltage ripple.

#### **Efficiency Considerations**

The percent efficiency of a switching regulator is equal to the output power divided by the input power times 100%. It is often useful to analyze individual losses to determine what is limiting the efficiency and which change would produce the most improvement. Percent efficiency can be expressed as:

$$%Efficiency = 100\% - (L1 + L2 + L3 + ...)$$

where L1, L2, etc. are the individual losses as a percentage of input power.

Although all dissipative elements in the circuit produce losses, four main sources usually account for most of the losses in LTC3869 circuits: 1) IC  $V_{IN}$  current, 2) INTV<sub>CC</sub> regulator current, 3)  $I^2R$  losses, 4) Topside MOSFET transition losses.

- 1. The  $V_{\text{IN}}$  current is the DC supply current given in the Electrical Characteristics table, which excludes MOSFET driver and control currents.  $V_{\text{IN}}$  current typically results in a small (<0.1%) loss.
- 2. INTV<sub>CC</sub> current is the sum of the MOSFET driver and control currents. The MOSFET driver current results from switching the gate capacitance of the power MOSFETs. Each time a MOSFET gate is switched from low to high to low again, a packet of charge dQ moves

from INTV<sub>CC</sub> to ground. The resulting dQ/dt is a current out of INTV<sub>CC</sub> that is typically much larger than the control circuit current. In continuous mode,  $I_{GATECHG} = f(Q_T + Q_B)$ , where  $Q_T$  and  $Q_B$  are the gate charges of the topside and bottom side MOSFETs.

Supplying INTV<sub>CC</sub> power through EXTV<sub>CC</sub> from an output-derived source will scale the  $V_{IN}$  current required for the driver and control circuits by a factor of (Duty Cycle)/(Efficiency). For example, in a 20V to 5V application, 10mA of INTV<sub>CC</sub> current results in approximately 2.5mA of  $V_{IN}$  current. This reduces the mid-current loss from 10% or more (if the driver was powered directly from  $V_{IN}$ ) to only a few percent.

- 3. I<sup>2</sup>R losses are predicted from the DC resistances of the fuse (if used), MOSFET, inductor, current sense resistor. In continuous mode, the average output current flows through L and R<sub>SENSE</sub>, but is "chopped" between the topside MOSFET and the synchronous MOSFET. If the two MOSFETs have approximately the same  $R_{DS(ON)}$ , then the resistance of one MOSFET can simply be summed with the resistances of L and R<sub>SENSE</sub> to obtain I<sup>2</sup>R losses. For example, if each  $R_{DS(ON)} = 10 m\Omega$ ,  $R_{I} = 10 m\Omega$ ,  $R_{SENSE} = 5 m\Omega$ , then the total resistance is  $25m\Omega$ . This results in losses ranging from 2% to 8% as the output current increases from 3A to 15A for a 5V output, or a 3% to 12% loss for a 3.3V output. Efficiency varies as the inverse square of V<sub>OUT</sub> for the same external components and output power level. The combined effects of increasingly lower output voltages and higher currents required by high performance digital systems is not doubling but quadrupling the importance of loss terms in the switching regulator system!
- 4. Transition losses apply only to the topside MOSFET(s), and become significant only when operating at high input voltages (typically 15V or greater). Transition losses can be estimated from:

Transition Loss = (1.7) 
$$V_{IN}^2 I_{O(MAX)} C_{RSS} f$$

Other "hidden" losses such as copper trace and internal battery resistances can account for an additional 5% to 10% efficiency degradation in portable systems. It is very important to include these "system" level losses during the design phase. The internal battery and fuse resistance



losses can be minimized by making sure that  $C_{IN}$  has adequate charge storage and very low ESR at the switching frequency. A 25W supply will typically require a minimum of  $20\mu F$  to  $40\mu F$  of capacitance having a maximum of  $20m\Omega$  to  $50m\Omega$  of ESR. The LTC3869 2-phase architecture typically halves this input capacitance requirement over competing solutions. Other losses including Schottky conduction losses during dead time and inductor core losses generally account for less than 2% total additional loss.

Modest improvements in Burst Mode efficiency may be realized by using a smaller inductor value, a lower switching frequency or for DCR sensing applications, making the DCR filter's time constant smaller than the L/DCR time constant for the inductor. A small Schottky diode with a current rating equal to about 20% of the maximum load current or less may yield minor improvements, too.

#### **Checking Transient Response**

The regulator loop response can be checked by looking at the load current transient response. Switching regulators take several cycles to respond to a step in DC (resistive) load current. When a load step occurs, V<sub>OUT</sub> shifts by an amount equal to  $\Delta I_{LOAD}$  (ESR), where ESR is the effective series resistance of  $C_{OUT}$ .  $\Delta I_{IOAD}$  also begins to charge or discharge  $C_{OLIT}$  generating the feedback error signal that forces the regulator to adapt to the current change and return  $V_{OUT}$  to its steady-state value. During this recovery time V<sub>OLIT</sub> can be monitored for excessive overshoot or ringing, which would indicate a stability problem. The availability of the I<sub>TH</sub> pin not only allows optimization of control loop behavior but also provides a DC coupled and AC filtered closed loop response test point. The DC step, rise time and settling at this test point truly reflects the closed loop response. Assuming a predominantly second order system, phase margin and/or damping factor can be estimated using the percentage of overshoot seen at this pin. The bandwidth can also be estimated by examining the rise time at the pin. The  $I_{TH}$  external components shown in the Typical Application circuit will provide an adequate starting point for most applications.

The I<sub>TH</sub> series R<sub>C</sub>-C<sub>C</sub> filter sets the dominant pole-zero loop compensation. The values can be modified slightly (from 0.5 to 2 times their suggested values) to optimize transient response once the final PC lavout is done and the particular output capacitor type and value have been determined. The output capacitors need to be selected because the various types and values determine the loop gain and phase. An output current pulse of 20% to 80% of full-load current having a rise time of 1µs to 10µs will produce output voltage and I<sub>TH</sub> pin waveforms that will give a sense of the overall loop stability without breaking the feedback loop. Placing a power MOSFET directly across the output capacitor and driving the gate with an appropriate signal generator is a practical way to produce a realistic load step condition. The initial output voltage step resulting from the step change in output current may not be within the bandwidth of the feedback loop, so this signal cannot be used to determine phase margin. This is why it is better to look at the I<sub>TH</sub> pin signal which is in the feedback loop and is the filtered and compensated control loop response. The gain of the loop will be increased by increasing R<sub>C</sub> and the bandwidth of the loop will be increased by decreasing  $C_C$ . If  $R_C$  is increased by the same factor that  $C_C$  is decreased, the zero frequency will be kept the same, thereby keeping the phase shift the same in the most critical frequency range of the feedback loop. The output voltage settling behavior is related to the stability of the closed-loop system and will demonstrate the actual overall supply performance.

A second, more severe transient is caused by switching in loads with large (>1µF) supply bypass capacitors. The discharged bypass capacitors are effectively put in parallel with  $C_{OUT}$ , causing a rapid drop in  $V_{OUT}$ . No regulator can alter its delivery of current quickly enough to prevent this sudden step change in output voltage if the load switch resistance is low and it is driven quickly. If the ratio of  $C_{LOAD}$  to  $C_{OUT}$  is greater than 1:50, the switch rise time should be controlled so that the load rise time is limited to approximately 25 •  $C_{LOAD}$ . Thus a  $10\mu F$  capacitor would require a 250µs rise time, limiting the charging current to about 200mA.

#### **PC Board Layout Checklist**

When laying out the printed circuit board, the following checklist should be used to ensure proper operation of the IC. These items are also illustrated graphically in the layout diagram of Figure 11. Figure 12 illustrates the current waveforms present in the various branches of the 2-phase synchronous regulators operating in the continuous mode. Check the following in your layout:

- Are the top N-channel MOSFETs M1 and M3 located within 1 cm of each other with a common drain connection at C<sub>IN</sub>? Do not attempt to split the input decoupling for the two channels as it can cause a large resonant loop.
- 2. Are the signal and power grounds kept separate? The combined IC signal ground pin and the ground return of C<sub>INTVCC</sub> must return to the combined C<sub>OUT</sub> (-) terminals. The V<sub>FB</sub> and I<sub>TH</sub> traces should be as short as possible. The path formed by the top N-channel MOSFET, Schottky diode and the C<sub>IN</sub> capacitor should have short leads and PC trace lengths. The output capacitor (-) terminals should be connected as close as possible to the (-) terminals of the input capacitor by placing the capacitors next to each other and away from the Schottky loop described above.
- 3. Do the LTC3869  $V_{FB}$  pins' resistive dividers connect to the (+) terminals of  $C_{OUT}$ ? The resistive divider must be connected between the (+) terminal of  $C_{OUT}$  and signal ground. The feedback resistor connections should not be along the high current input feeds from the input capacitor(s).
- 4. Are the SENSE<sup>+</sup> and SENSE<sup>-</sup> leads routed together with minimum PC trace spacing? The filter capacitor between SENSE<sup>+</sup> and SENSE<sup>-</sup> should be as close as possible to the IC. Ensure accurate current sensing with Kelvin connections at the sense resistor or inductor, whichever is used for current sensing.
- 5. Is the INTV<sub>CC</sub> decoupling capacitor connected close to the IC, between the INTV<sub>CC</sub> and the power ground pins? This capacitor carries the MOSFET drivers current peaks. An additional  $1\mu F$  ceramic capacitor placed immediately next to the INTV<sub>CC</sub> and PGND pins can help improve noise performance substantially.

- 6. Keep the switching nodes (SW1, SW2), top gate nodes (TG1, TG2), and boost nodes (BOOST1, BOOST2) away from sensitive small-signal nodes, especially from the opposite channel's voltage and current sensing feedback pins. All of these nodes have very large and fast moving signals and therefore should be kept on the "output side" of the LTC3869 and occupy minimum PC trace area. If DCR sensing is used, place the top resistor (Figure 2b, R1) close to the switching node.
- 7. Use a modified "star ground" technique: a low impedance, large copper area central grounding point on the same side of the PC board as the input and output capacitors with tie-ins for the bottom of the INTV $_{\rm CC}$  decoupling capacitor, the bottom of the voltage feedback resistive divider and the SGND pin of the IC.

#### **PC Board Layout Debugging**

Start with one controller at a time. It is helpful to use a DC-50MHz current probe to monitor the current in the inductor while testing the circuit. Monitor the output switching node (SW pin) to synchronize the oscilloscope to the internal oscillator and probe the actual output voltage as well. Check for proper performance over the operating voltage and current range expected in the application. The frequency of operation should be maintained over the input voltage range down to dropout and until the output load drops below the low current operation threshold—typically 10% of the maximum designed current level in Burst Mode operation.

The duty cycle percentage should be maintained from cycle to cycle in a well-designed, low noise PCB implementation. Variation in the duty cycle at a subharmonic rate can suggest noise pickup at the current or voltage sensing inputs or inadequate loop compensation. Overcompensation of the loop can be used to tame a poor PC layout if regulator bandwidth optimization is not required. Only after each controller is checked for its individual performance should both controllers be turned on at the same time. A particularly difficult region of operation is when one controller channel is nearing its current comparator trip point when the other channel is turning on its top MOSFET. This occurs around 50% duty cycle on either channel due to the phasing of the internal clocks and may cause minor duty cycle jitter.






Figure 11. Recommended Printed Circuit Layout Diagram




Figure 12. Branch Current Waveforms

Reduce  $V_{IN}$  from its nominal level to verify operation of the regulator in dropout. Check the operation of the undervoltage lockout circuit by further lowering  $V_{IN}$  while monitoring the outputs to verify operation.

Investigate whether any problems exist only at higher output currents or only at higher input voltages. If problems coincide with high input voltages and low output currents, look for capacitive coupling between the BOOST, SW, TG, and possibly BG connections and the sensitive voltage and current pins. The capacitor placed across the current sensing pins needs to be placed immediately adjacent to the pins of the IC. This capacitor helps to minimize the effects of differential noise injection due to high frequency capacitive coupling. If problems are encountered with high current output loading at lower input voltages, look for inductive coupling between C<sub>IN</sub>, Schottky and the top MOSFET components to the sensitive current and voltage sensing traces. In addition, investigate common ground path voltage pickup between these components and the SGND pin of the IC.

#### **Design Example**

As a design example for a two channel high current regulator, assume  $V_{IN}=12V(nominal)$ ,  $V_{IN}=20V(maximum)$ ,  $V_{OUT1}=1.8V$ ,  $V_{OUT2}=1.2V$ ,  $I_{MAX1,2}=15A$ , and f=400kHz (see Figure 13).

The regulated output voltages are determined by:

$$V_{OUT} = 0.6V \cdot \left(1 + \frac{R_B}{R_A}\right)$$

Using 20k 1% resistors from both  $V_{FB}$  nodes to ground, the top feedback resistors are (to the nearest 1% standard value) 40.2k and 20k.

The frequency is set by biasing the FREQ pin to 1V (see Figure 9).

The inductance values are based on a 35% maximum ripple current assumption (5.25A for each channel). The highest value of ripple current occurs at the maximum input voltage:

$$L = \frac{V_{OUT}}{f \cdot \Delta I_{L(MAX)}} \left( 1 - \frac{V_{OUT}}{V_{IN(MAX)}} \right)$$

Channel 1 will require  $0.78\mu H$ , and channel 2 will require  $0.54\mu H$ . The Vishay IHLP4040DZ-01,  $0.56\mu H$  inductor is chosen for both rails. At the nominal input voltage (12V), the ripple current will be:

$$\Delta I_{L(NOM)} = \frac{V_{OUT}}{f \cdot L} \left( 1 - \frac{V_{OUT}}{V_{IN(NOM)}} \right)$$

Channel 1 will have 6.8A (46%) ripple, and channel 2 will have 4.8A (32%) ripple. The peak inductor current will be the maximum DC value plus one-half the ripple current, or 18.4A for channel 1 and 17.4A for channel 2.

The minimum on-time occurs on channel 2 at the maximum  $V_{IN}$ , and should not be less than 90ns:

$$t_{ON(MIN)} = \frac{V_{OUT}}{V_{IN(MAX)}f} = \frac{1.2V}{20V(400kHz)} = 150ns$$

With  $I_{LIM}$  floating, the equivalent  $R_{SENSE}$  resistor value can be calculated by using the minimum value for the maximum current sense threshold (43mV).

$$R_{SENSE(EQUIV)} = \frac{V_{SENSE(MIN)}}{I_{LOAD(MAX)} + \frac{\Delta I_{L(NOM)}}{2}}$$

The equivalent required  $R_{SENSE}$  value is  $2.4m\Omega$  for channel 1 and  $2.5m\Omega$  for channel 2. The DCR of the  $0.56\mu H$  inductor is  $1.7m\Omega$  typical and  $1.8m\Omega$  maximum for a 25°C ambient. At 100°C, the estimated maximum DCR value is  $2.3m\Omega$ . The maximum DCR value is just slightly under the equivalent  $R_{SENSE}$  values. Therefore, R2 is not required to divide down the signal.




Figure 13. High Efficiency Dual 400kHz 1.8V/1.2V Step-Down Converter




Figure 14. DCR Sense Efficiency vs R<sub>SENSE</sub> Efficiency



For each channel, 0.1µF is selected for C1.

R1 = 
$$\frac{L}{(DCR_{MAX} \text{ at } 25^{\circ}C) \cdot C1} = \frac{0.56\mu\text{H}}{1.8m\Omega \cdot 0.1\mu\text{F}} = 3.11\text{k}$$

Choose R1 = 3.09k

The power loss in R1 at the maximum input voltage is:

$$P_{LOSS}R1 = \frac{(V_{IN(MAX)} - V_{OUT}) \cdot V_{OUT}}{R1}$$

The resulting power loss for R1 is 11mW for channel 1 and 7mW for channel 2.

The sum of the sense resistor and DCR is  $2.5m\Omega$  (max) for the R<sub>SENSE</sub> application whereas the inductor DCR for the DCR sense application is  $1.8m\Omega$  (max). As a result of the lower conduction losses from the switch node to V<sub>OUT</sub>, the DCR sensing application has higher efficiency.

The power dissipation on the topside MOSFET can be easily estimated. Choosing a Renesas RJK0305DPB MOSFET results in:  $R_{DS(0N)}=13m\Omega$  (max),  $V_{MILLER}=2.6V$ ,  $C_{MILLER}\approx150$ pF. At maximum input voltage with  $T_{J}$  (estimated) =  $75^{\circ}$ C:

$$P_{MAIN} = \frac{1.8V}{20V} (15A)^{2} \left[ 1 + (0.005)(75^{\circ}C - 25^{\circ}C) \right] \bullet$$

$$(0.013\Omega) + (20V)^{2} \left( \frac{15A}{2} \right) (2\Omega) (150pF) \bullet$$

$$\left[ \frac{1}{5V - 2.6V} + \frac{1}{2.6V} \right] (400kHz)$$

$$= 329mW + 288mW$$

$$= 617mW$$

For a  $2m\Omega$  sense resistor, a short-circuit to ground will result in a folded back current of:

$$I_{SC} = \frac{(1/3)50\text{mV}}{0.002\Omega} - \frac{1}{2} \left( \frac{90\text{ns}(20\text{V})}{0.56\mu\text{H}} \right) = 6.7\text{A}$$

A Renesas RJK0330DPB,  $R_{DS(0N)} = 3.9 \text{m}\Omega$ , is chosen for the bottom FET. The resulting power loss is:

$$P_{SYNC} = \frac{20V - 1.8V}{20V} (15A)^{2} \bullet$$
$$[1 + (0.005) \bullet (75^{\circ}C - 25^{\circ}C)] \bullet 0.0039\Omega$$

$$P_{SYNC} = 1W$$

 $C_{IN}$  is chosen for an RMS current rating of at least 7.5A at temperature assuming only channel 1 or 2 is on.  $C_{OUT}$  is chosen with an equivalent ESR of  $4.5 m\Omega$  for low output ripple. The output ripple in continuous mode will be highest at the maximum input voltage. The output voltage ripple due to ESR is approximately:

$$V_{ORIPPLE} = R_{ESR} (\Delta I_L) = 0.0045 \Omega \cdot 6.8 A = 31 \text{ mV}_{P-P}$$

Further reductions in output voltage ripple can be made by placing a  $100\mu F$  ceramic across  $C_{OUT}$ .




Figure 15. 2.5V, 15A and 1.8V, 15A Supply with DCR Sensing,  $f_{SW} = 350 \text{kHz}$ 




Figure 16. 1.8V, 15A and 1.2V, 15A Supply,  $f_{SW} = 400 \text{kHz}$ 

3869




Figure 17. High Efficiency Dual Phase 1.2V, 40A Supply,  $f_{SW} = 250 \text{kHz}$ 




Figure 18. High Efficiency Dual Phase 1.2V, 40A Supply with DCR Sensing,  $f_{SW} = 250 \text{kHz}$ 

3869






Figure 19. Small Size, Dual Phase 0.9V, 50A Supply,  $f_{SW} = 400kHz$ 

LINEAD TECHNOLOGY






Figure 20. 12V, 6A and 5V, 10A Supply with DCR Sensing,  $f_{SW} = 250 \text{kHz}$ 


### PACKAGE DESCRIPTION

#### **UFD Package** 28-Lead Plastic QFN (4mm × 5mm)

(Reference LTC DWG # 05-08-1712 Rev B)







- NOTE:
  1. DRAWING PROPOSED TO BE MADE A JEDEC PACKAGE OUTLINE MO-220 VARIATION (WXXX-X).
- 2. DRAWING THO TO SCALE
  3. ALL DIMENSIONS ARE IN MILLIMETERS
- 4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
- 5. EXPOSED PAD SHALL BE SOLDER PLATED
- 6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION

ON THE TOP AND BOTTOM OF PACKAGE





PIN 1 NOTCH

### PACKAGE DESCRIPTION


#### GN Package 28-Lead Plastic SSOP (Narrow .150 Inch)


(Reference LTC DWG # 05-08-1641)






.386 - .393\*





- 1. CONTROLLING DIMENSION: INCHES
- 2. DIMENSIONS ARE IN  $\frac{\text{INCHES}}{\text{(MILLIMETERS)}}$
- 3. DRAWING NOT TO SCALE
- \*DIMENSION DOES NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE
- \*\*DIMENSION DOES NOT INCLUDE INTERLEAD FLASH. INTERLEAD FLASH SHALL NOT EXCEED 0.010" (0.254mm) PER SIDE

#### 3.3V/5A, 5V/5A Converter Using Sense Resistors



L1: TDK RLF 7030T-2R2M5R4 L2: TDK ULF10045T-3R3N6R9 C<sub>0UT1</sub>: SANYO 4TPE220MF C<sub>0UT2</sub>: SANYO 6TPE150MI

## **RELATED PARTS**

PART NUMBER	DESCRIPTION	COMMENTS
LTC3850/ LTC3850-1/ LTC3850-2	Dual 2-Phase, High Efficiency Synchronous Step-Down DC/DC Controller, R <sub>SENSE</sub> or DCR Current Sensing and Tracking	Phase-Lockable Fixed 250kHz to 780kHz Frequency, $4V \le V_{IN} \le 30V$ , $0.8V \le V_{OUT} \le 5.25V$
LTC3860	Dual, Multiphase, Synchronous Step-Down DC/DC Controller with Differential Amplifier and Tri-State Output Drive	Operates with Power Blocks, DRMOS Devices or External Drivers/ MOSFETs, $3V \le V_{IN} \le 24V$ , $t_{ON(MIN)} = 20$ ns
LTC3855	Dual, Multiphase, Synchronous Step-Down DC/DC Controller with Differential Amplifier and DCR Temperature Compensation	Phase-Lockable Fixed Frequency 250kHz to 770kHz, $4.5V \le V_{IN} \le 38V$ , $0.8V \le V_{OUT} \le 12V$
LTC3890	Dual, High V <sub>IN</sub> Low I <sub>Q</sub> Synchronous Step-Down DC/DC Controller	PLL Capable Fixed Frequency 50kHz to 900kHz, $4V \le V_{IN} \le 60V$ , $0.8V \le V_{OUT} \le 24V$ , $I_Q = 50\mu A$
LTC3856	2-Phase, Single Output Synchronous Step-Down DC/DC Controller with Differential Amplifier and DCR Temperature Compensation	Phase-Lockable Fixed 250kHz to 770kHz Frequency, $4.5V \le V_{IN} \le 38V$ , $0.8V \le V_{OUT} \le 5V$
LTC3853	Triple Output, Multiphase Synchronous Step-Down DC/DC Controller, R <sub>SENSE</sub> or DCR Current Sensing and Tracking	Phase-Lockable Fixed 250kHz to 750kHz Frequency, $4V \le V_{IN} \le 24V$ , $V_{OUT3}$ Up to 13.5V
LTC3851A/ LTC3851A-1	No R <sub>SENSE</sub> ™ Wide V <sub>IN</sub> Range Synchronous Step-Down DC/DC Controller	PLL Fixed Frequency 250kHz to 750kHz, 4V $\leq$ V <sub>IN</sub> $\leq$ 38V, 0.8V $\leq$ V <sub>OUT</sub> $\leq$ 5.25V, MSOP-16E, 3mm $\times$ 3mm QFN-16, SSOP-16
LTC3833	Fast Controlled On-Time, High Frequency Synchronous Step-Down Controller with Differential Amplifier	Up to 2MHz Operating Frequency, 4V $\leq$ V $_{IN}$ $\leq$ 38V, 0.8V $\leq$ V $_{OUT}$ $\leq$ 5.5V, 3mm $\times$ 4mm QFN-20, TSSOP-20E

LT 0211 • PRINTED IN USA

LINEAR
TECHNOLOGY
© LINEAR TECHNOLOGY CORPORATION 2011