

## Dual N-Channel 30-V Power MOSFET

### GENERAL DESCRIPTION

The LT4936 is the Dual N-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where high-side switching, and low in-line power loss are needed in a very small outline surface mount package.



### FEATURES

- RDS(ON)  $\leq 36\text{m}\Omega$  @ VGS=10V
- RDS(ON)  $\leq 45\text{m}\Omega$  @ VGS=4.5V
- Super high density cell design for extremely low RDS(ON)
- Exceptional on-resistance and maximum DC current capability

### APPLICATIONS

- Power Management
- DC/DC Converter
- LCD TV & Monitor Display inverter
- CCFL inverter

### PIN CONFIGURATION



### Absolute Maximum Ratings ( $T_A=25^\circ\text{C}$ Unless Otherwise Noted)

Parameter	Symbol	10 secs	Steady State	Unit
Drain-Source Voltage	$V_{DSS}$	30		V
Gate-Source Voltage	$V_{GSS}$	$\pm 20$		V
Continuous Drain Current( $T_J=150^\circ\text{C}$ )	$I_D$	6.6	5.1	A
		5.1	4	
Pulsed Drain Current	$I_{DM}$	30		A
Continuous Source Current (Diode Conduction)	$I_S$	1.7	0.9	A
Maximum Power Dissipation	$P_D$	2.5	1.5	W
		1.5	0.9	
Operating Junction Temperature	$T_J$	-55 to 150		°C
Storage Temperature Range	$T_{stg}$	-55 to 150		°C
Thermal Resistance-Junction to Ambient*	$R_{\theta JA}$	50	82	°C/W
Thermal Resistance-Junction to Case*	$R_{\theta JC}$	50		°C/W

\*The device mounted on 1in<sup>2</sup> FR4 board with 2 oz copper







**Dual N-Channel 30-V Power MOSFET**
**Electrical Characteristics (TA = 25°C Unless Otherwise Specified)**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>STATIC</b>						
BVDSS	Drain-Source Breakdown Voltage	VGS=0V, ID=250 μA	30			V
VGS(th)	Gate Threshold Voltage	VDS=VGS, ID=250 μA	1.0	1.4	3.0	V
IGSS	Gate Leakage Current	VDS=0V, VGS=±20V			±100	nA
IDSS	Zero Gate Voltage Drain Current	VDS=30V, VGS=0V			1	μA
		VDS=30V, VGS=0V TJ=55°C			5	
ID(ON)	On-State Drain Current <sup>a</sup>	VDS≥5V, VGS=10V	20			A
RDS(ON)	Drain-Source On-Resistance <sup>a</sup>	VGS=10V, ID= 5.9A		23	36	mΩ
		VGS=4.5V, ID= 4.9A		34	45	
VSD	Diode Forward Voltage	IS=1.7A, VGS=0V		0.8	1.2	V
<b>DYNAMIC</b>						
Rg	Gate resistance	VGS=0V, VDS=0V, f=1MHz		0.8		Ω
Ciss	Input capacitance	VDS=15V, VGS=0V, f=1.0MHz		380	450	pF
Coss	Output Capacitance			68		
Crss	Reverse Transfer Capacitance			18		
Qg	Total Gate Charge	VDS=15V, VGS=10V, ID=5.9A		13	20	nC
Qgs	Gate-Source Charge			3.5		
Qgd	Gate-Drain Charge			3		
t <sub>d(on)</sub>	Turn-On Delay Time	VDD=15V, RL =15Ω ID=1.0A, VGEN=10V RG=6Ω		9	12	ns
t <sub>r</sub>	Turn-On Rise Time			14	18	
t <sub>d(off)</sub>	Turn-Off Delay Time			32	42	
t <sub>f</sub>	Turn-Off Fall time			5	8	

Notes: a. Pulse test; pulse width ≤ 300us, duty cycle≤ 2%






## Dual N-Channel 30-V Power MOSFET

### Typical Characteristics ( $T_J = 25^\circ\text{C}$ Noted)





## Dual N-Channel 30-V Power MOSFET

Typical Characteristics ( $T_J = 25^\circ\text{C}$  Noted)



**Dual N-Channel 30-V Power MOSFET**

**SOP-8 Package Outline**



DIM	MILLIMETERS	
	MIN	MAX
A	1.35	1.75
A1	0.10	0.25
B	0.35	0.49
C	0.18	0.25
D	4.80	5.00
E	3.80	4.00
e	1.27 BSC	
H	5.80	6.20
h	0.25	0.50
L	0.40	1.25
θ	0°	7°