

## Dual N-Channel 30-V Power MOSFET

### GENERAL DESCRIPTION

The LT4920C is the N-Channel logic enhancement mode power field effect transistors, using high cell density, DMOS trench technology.

This high density process is especially tailored to minimize on state resistance.

These devices are particularly suited for low voltage application such as cellular phone, notebook computer power management and other battery powered circuits, and low in-line power loss that are needed in a very small outline surface mount package.


### FEATURES

- 30V/6.9A,  $R_{DS(ON)}=35\text{ m}\Omega$  @  $V_{GS}=10\text{ V}$
- 30V/5.8A,  $R_{DS(ON)}=45\text{ m}\Omega$  @  $V_{GS}=4.5\text{ V}$
- Super high density cell design for extremely low  $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability

### APPLICATIONS

- Power Management in Note book
- Portable Equipment
- Battery Powered System
- DC/DC Converter
- Load Switch
- DSC
- LCD Display inverter

### PIN CONFIGURATION



### Absolute Maximum Ratings ( $T_A=25^\circ\text{C}$ Unless Otherwise Noted)

Parameter	Symbol	Limit		Unit
Drain-Source Voltage	$V_{DSS}$	30		V
Gate-Source Voltage	$V_{GSS}$	$\pm 20$		V
Continuous Drain Current( $t_J=150^\circ\text{C}$ )	$I_D$	6.9		A
		5.5		
Pulsed Drain Current	$I_{DM}$	30		A
Continuous Source Current (Diode Conduction)	$I_S$	1.7		A
Maximum Power Dissipation	$P_D$	2		W
		1.3		
Operating Junction Temperature	$T_J$	-55 to 150		°C
Thermal Resistance-Junction to Ambient*	$R_{\theta JA}$	$T \leq 10\text{ sec}$	50	°C/W
		Steady State	80	
Thermal Resistance-Junction to Case	$R_{\theta JC}$	50		°C/W

The device mounted on 1in<sup>2</sup> FR4 board with 2 oz copper

**Dual N-Channel 30-V Power MOSFET**
**Electrical Characteristics (TA = 25°C Unless Otherwise Specified)**







Symbol	Parameter	Limit	Min	Typ	Max	Unit
<b>STATIC</b>						
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250 μA	1	1.4	3	V
I <sub>GS</sub>	Gate Leakage Current	V <sub>DS</sub> =0V, V <sub>GS</sub> =±20V			±100	nA
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> =30V, V <sub>GS</sub> =0V			1	μA
		V <sub>DS</sub> =30V, V <sub>GS</sub> =0V T <sub>J</sub> =55°C			25	
I <sub>D(ON)</sub>	On-State Drain Current <sup>a</sup>	V <sub>DS</sub> ≥5V, V <sub>GS</sub> =10V	20			A
R <sub>D(S)</sub> (ON)	Drain-Source On-Resistance	V <sub>GS</sub> =10V, I <sub>D</sub> = 6.9A		26	35	mΩ
		V <sub>GS</sub> =4.5V, I <sub>D</sub> = 5.8A		36	45	
G <sub>FS</sub>	Forward Transconductance	V <sub>DS</sub> =15V, I <sub>D</sub> =6.9A		25		S
V <sub>SD</sub>	Diode Forward Voltage	I <sub>S</sub> =1.7A, V <sub>GS</sub> =0V		0.75	1.2	V
<b>DYNAMIC<sup>b</sup></b>						
Q <sub>g</sub>	Total Gate Charge	V <sub>DS</sub> =15V, V <sub>GS</sub> =10V, I <sub>D</sub> =6.9A		11.5	15	nC
Q <sub>gs</sub>	Gate-Source Charge			2.7		
Q <sub>gd</sub>	Gate-Drain Charge			2.3		
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> =15V, V <sub>GS</sub> =0V, f=1MHz		350	450	pF
C <sub>oss</sub>	Output Capacitance			65		
C <sub>rss</sub>	Reverse Transfer Capacitance			16		
t <sub>d(on)</sub>	Turn-On Delay Time	V <sub>DD</sub> =15V, R <sub>L</sub> =15Ω I <sub>D</sub> =1A, V <sub>GEN</sub> =10V R <sub>G</sub> =6Ω		9	12	ns
t <sub>r</sub>	Turn-On Rise Time			10	23	
t <sub>d(off)</sub>	Turn-Off Delay Time			32	40	
t <sub>f</sub>	Turn-Off Fall Time			3.5	5	
t <sub>rr</sub>	Surce-Drain Reverse Recovery Time	I <sub>F</sub> =1.7A, di/dt=100A/μs		50	90	ns

Notes

- a. pulse test:pulse width≤ 300us, duty cycle≤ 2%,Guaranteed by design, not subject to production testing.





## Dual N-Channel 30-V Power MOSFET

Typical Characteristics ( $T_J = 25^\circ\text{C}$  Noted)




## Dual N-Channel 30-V Power MOSFET

## Typical Characteristics ( $T_J = 25^\circ\text{C}$ Noted)



**Dual N-Channel 30-V Power MOSFET**

**SOP-8 Package Outline**



**NOTES:**

1. PKG ALL SURFACES ARE Ra0.8-1.2um.
2. Mold flash, protrusions or gate burrs shall not exceed 0.15 mm in total( both sides) .