

## N- and P-Channel 30-V Power MOSFET

### GENERAL DESCRIPTION

The LT4542 is the N- and P-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where high-side switching, and low in-line power loss are needed in a very small outline surface mount package.


### FEATURES

- $R_{DS(ON)} \leq 25\text{m}\Omega @ V_{GS} = 10\text{V}$  (N-Ch)
- $R_{DS(ON)} \leq 40\text{m}\Omega @ V_{GS} = 4.5\text{V}$  (N-Ch)
- $R_{DS(ON)} \leq 35\text{m}\Omega @ V_{GS} = -10\text{V}$  (P-Ch)
- $R_{DS(ON)} \leq 58\text{m}\Omega @ V_{GS} = -4.5\text{V}$  (P-Ch)
- Super high density cell design for extremely low  $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability

### APPLICATIONS

- Power Management
- DC/DC Converter
- LCD TV & Monitor Display inverter
- CCFL inverter
- LCD Display inverter

### PIN CONFIGURATION



### Absolute Maximum Ratings ( $T_A = 25^\circ\text{C}$ Unless Otherwise Noted)

Parameter	Symbol	N-Channel		P-Channel		Unit
		10 secs	Steady State	10 secs	Steady State	
Drain-Source Voltage	$V_{DSS}$	30		-30		V
Gate-Source Voltage	$V_{GSS}$	$\pm 20$		$\pm 20$		
Continuous Drain Current( $t_J = 150^\circ\text{C}$ )	$I_D$	8	6.3	-6.9	-5.4	A
		6.4	5	-5.5	-4.3	
Pulsed Drain Current	$I_{DM}$	30		-30		W
Maximum Power Dissipation	$P_D$	2.6	1.6	2.7	1.6	
		1.67	1	1.7	1	
Operating Junction Temperature	$T_J$	-55 to 150				°C
Thermal Resistance-Junction to Ambient *	$R_{\theta JA}$	48	78	46	77	°C/W
Thermal Resistance-Junction to Case *	$R_{\theta JC}$	50		48		°C/W

\*The device mounted on 1in2 FR4 board with 2 oz copper


**N- and P-Channel 30-V Power MOSFET**
**Electrical Characteristics (TA = 25°C Unless Otherwise Specified)**

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
<b>STATIC</b>							
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250 μA V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =-250 μA	N-Ch P-Ch	1.0 -1.0	1.5 -1.5	3.0 -3.0	V
I <sub>GSS</sub>	Gate Leakage Current	V <sub>DS</sub> =0V, V <sub>GS</sub> =±20V	N-Ch P-Ch			±100 ±100	nA
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> =30V, V <sub>GS</sub> =0V V <sub>DS</sub> =-30V, V <sub>GS</sub> =0V	N-Ch P-Ch			1 -1	μA
		V <sub>DS</sub> =30V, V <sub>GS</sub> =0V, T <sub>J</sub> =55°C V <sub>DS</sub> =-30V, V <sub>GS</sub> =0V, T <sub>J</sub> =55°C	N-Ch P-Ch			25 -25	
I <sub>D(ON)</sub>	On-State Drain Current <sup>a</sup>	V <sub>DS</sub> ≥5V, V <sub>GS</sub> = 10V V <sub>DS</sub> ≤-5V, V <sub>GS</sub> = -10V	N-Ch P-Ch	20 -20			A
R <sub>D(S)ON</sub>	Drain-Source On-State Resistance <sup>a</sup>	V <sub>GS</sub> =10V, I <sub>D</sub> = 6.7A V <sub>GS</sub> =-10V, I <sub>D</sub> = -6.1A	N-Ch P-Ch		21 30	25 35	mΩ
		V <sub>GS</sub> =4.5V, I <sub>D</sub> = 5.0A V <sub>GS</sub> =-4.5V, I <sub>D</sub> = -5.0A	N-Ch P-Ch		32 48	40 58	
V <sub>SD</sub>	Diode Forward Voltage	I <sub>S</sub> =1.7A, V <sub>GS</sub> =0V I <sub>S</sub> =-1.7A, V <sub>GS</sub> =0V	N-Ch P-Ch		0.8 -0.8	1.2 -1.2	V
<b>DYNAMIC</b>							
Q <sub>g</sub>	Total Gate Charge	N-Channel V <sub>DS</sub> =15V, V <sub>GS</sub> =10V, I <sub>D</sub> =6.7A P-Channel V <sub>DS</sub> =-15V, V <sub>GS</sub> =-10V, I <sub>D</sub> =-6.1A	N-Ch P-Ch		12 21	15 25	nC
Q <sub>gs</sub>	Gate-Source Charge		N-Ch P-Ch		2 4		
Q <sub>gd</sub>	Gate-Drain Charge		N-Ch P-Ch		2.5 6		
C <sub>iss</sub>	Input Capacitance	N-Channel V <sub>DS</sub> =15V, V <sub>GS</sub> =0V, f=1MHz P-Channel V <sub>DS</sub> =15V, V <sub>GS</sub> =0V, f=1MHz	N-Ch P-Ch		360 840	420 980	pF
C <sub>oss</sub>	Output Capacitance		N-Ch P-Ch		70 120		
C <sub>rss</sub>	Reverse Transfer Capacitance		N-Ch P-Ch		17 32		
R <sub>g</sub>	Gate Resistance	V <sub>DS</sub> =0V, V <sub>GS</sub> =0V, f=1MHz	N-Ch P-Ch		0.5 5.5		Ω
t <sub>d(on)</sub>	Turn-On Delay Time	N-Channel V <sub>DD</sub> =15V, R <sub>L</sub> =15Ω I <sub>D</sub> =1A, V <sub>GEN</sub> =10V, R <sub>G</sub> =6Ω	N-Ch P-Ch		9.3 32	13 41	ns
t <sub>r</sub>	Turn-On Rise Time		N-Ch P-Ch		14 13	18 17	
t <sub>d(off)</sub>	Turn-Off Delay Time		N-Ch P-Ch		32 58	41 75	
t <sub>f</sub>	Turn-Off Fall Time		N-Ch P-Ch		3.2 6.8	5 9	






Notes: a. Pulse test; pulse width ≤ 300us, duty cycle≤ 2%

## N- and P-Channel 30-V Power MOSFET

Typical Characteristics ( $T_J = 25^\circ\text{C}$  Noted)








### N-CHANNEL



## N- and P-Channel 30-V Power MOSFET


Typical Characteristics ( $T_J = 25^\circ\text{C}$  Noted)

### N-CHANNEL








## N- and P-Channel 30-V Power MOSFET

### Typical Characteristics ( $T_J = 25^\circ\text{C}$ Noted)








### P-CHANNEL



## N- and P-Channel 30-V Power MOSFET



Typical Characteristics ( $T_J = 25^\circ\text{C}$  Noted)

### P-CHANNEL



N- and P-Channel 30-V Power MOSFET

### SOP-8 Package Outline



DIM	MILLIMETERS	
	MIN	MAX
A	1.35	1.75
A1	0.10	0.25
B	0.35	0.49
C	0.18	0.25
D	4.80	5.00
E	3.80	4.00
e	1.27 BSC	
H	5.80	6.20
h	0.25	0.50
L	0.40	1.25
θ	0°	7°