

N- and P-Channel 30-V Power MOSFET

GENERAL DESCRIPTION

The LT4544C is the N- and P-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where high-side switching, and low in-line power loss are needed in a very small outline surface mount package.


FEATURES

- $R_{DS(ON)} \leq 28m\Omega @ V_{GS} = 10V$ (N-Ch)
- $R_{DS(ON)} \leq 42m\Omega @ V_{GS} = 4.5V$ (N-Ch)
- $R_{DS(ON)} \leq 60m\Omega @ V_{GS} = -10V$ (P-Ch)
- $R_{DS(ON)} \leq 90m\Omega @ V_{GS} = -4.5V$ (P-Ch)
- Super high density cell design for extremely low $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability

APPLICATIONS

- Power Management
- DC/DC Converter
- LCD TV & Monitor Display inverter
- CCFL inverter
- LCD Display inverter

PIN CONFIGURATION



Absolute Maximum Ratings ($T_A=25^\circ C$ Unless Otherwise Noted)

Parameter	Symbol	N-Channel		P-Channel		Unit
		10 secs	Steady State	10 secs	Steady State	
Drain-Source Voltage	V_{DSS}	30		-30		V
Gate-Source Voltage	V_{GSS}	± 20		± 20		
Continuous Drain Current($T_J=150^\circ C$)	I_D	7.6	6	-5.1	-4	A
		6.1	4.8	-4	-3.2	
Pulsed Drain Current	I_{DM}	30		-30		
Maximum Power Dissipation	P_D	2.6	1.6	2.5	1.5	W
		1.67	1	1.6	0.99	
Operating Junction Temperature	T_J	-55 to 150				°C
Thermal Resistance-Junction to Ambient *	$R_{\theta JA}$	48	78	50	81	°C/W
Thermal Resistance-Junction to Case *	$R_{\theta JC}$	50		52		°C/W

*The device mounted on 1in2 FR4 board with 2 oz copper


N- and P-Channel 30-V Power MOSFET
Electrical Characteristics (TA = 25°C Unless Otherwise Specified)

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
STATIC							
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250 μA V _{DS} =V _{GS} , I _D =-250 μA	N-Ch P-Ch	1.0 -1.0	1.5 -1.5	3.0 -3.0	V
I _{GSS}	Gate Leakage Current	V _{DS} =0V, V _{GS} =±20V	N-Ch P-Ch			±100 ±100	nA
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =30V, V _{GS} =0V V _{DS} =-30V, V _{GS} =0V	N-Ch P-Ch			1 -1	μA
		V _{DS} =30V, V _{GS} =0V, T _J =55°C V _{DS} =-30V, V _{GS} =0V, T _J =55°C	N-Ch P-Ch			25 -25	
I _{D(ON)}	On-State Drain Current ^a	V _{DS} ≥5V, V _{GS} = 10V V _{DS} ≤-5V, V _{GS} = -10V	N-Ch P-Ch	20 -20			A
R _{D(S)ON}	Drain-Source On-State Resistance ^a	V _{GS} =10V, I _D = 6.9A V _{GS} =-10V, I _D = -6.1A	N-Ch P-Ch		22 52	28 60	mΩ
		V _{GS} =4.5V, I _D = 5.8A V _{GS} =-4.5V, I _D = -5.1A	N-Ch P-Ch		33 69	42 90	
V _{SD}	Diode Forward Voltage	I _S =1.7A, V _{GS} =0V I _S =-1.7A, V _{GS} =0V	N-Ch P-Ch		0.8 -0.8	1.2 -1.2	V
DYNAMIC							
Q _g	Total Gate Charge	N-Channel V _{DS} =15V, V _{GS} =10V, I _D =6.9A P-Channel V _{DS} =-15V, V _{GS} =-10V, I _D =-6.1A	N-Ch P-Ch		12 14	15 17	nC
Q _{gs}	Gate-Source Charge		N-Ch P-Ch		2 4		
Q _{gd}	Gate-Drain Charge		N-Ch P-Ch		2.5 3		
C _{iss}	Input Capacitance	N-Channel V _{DS} =15V, V _{GS} =0V, f=1MHz P-Channel V _{DS} =15V, V _{GS} =0V, f=1MHz	N-Ch P-Ch		360 450	420 490	pF
C _{oss}	Output Capacitance		N-Ch P-Ch		70 70		
C _{rss}	Reverse Transfer Capacitance		N-Ch P-Ch		17 20		
R _g	Gate Resistance	V _{DS} =0V, V _{GS} =0V, f=1MHz	N-Ch P-Ch		0.5 3.5		Ω
t _{d(on)}	Turn-On Delay Time	N-Channel V _{DD} =15V, R _L =15Ω I _D =1A, V _{GEN} =10V, R _G =6Ω	N-Ch P-Ch		9.3 27	13 33	ns
t _r	Turn-On Rise Time		N-Ch P-Ch		14 11	18 15	
t _{d(off)}	Turn-Off Delay Time		N-Ch P-Ch		32 40	41 52	
t _f	Turn-Off Fall Time		N-Ch P-Ch		3.2 4	5 6	






Notes: a. Pulse test; pulse width ≤ 300us, duty cycle≤ 2%

N- and P-Channel 30-V Power MOSFET

Typical Characteristics ($T_J = 25^\circ\text{C}$ Noted)








N-CHANNEL



N- and P-Channel 30-V Power MOSFET


Typical Characteristics ($T_J = 25^\circ\text{C}$ Noted)

N-CHANNEL








N- and P-Channel 30-V Power MOSFET

Typical Characteristics ($T_J = 25^\circ\text{C}$ Noted)








P-CHANNEL



N- and P-Channel 30-V Power MOSFET


Typical Characteristics ($T_J = 25^\circ\text{C}$ Noted)

P-CHANNEL



N- and P-Channel 30-V Power MOSFET

SOP-8 Package Outline



NOTES:

1. PKG ALL SURFACES ARE Ra0.8-1.2um.
2. Mold flash, protrusions or gate burrs shall not exceed 0.15 mm in total(both sides) .