National Semiconductor

## NSC800 ${ }^{\text {TM }}$ High-Performance Low-Power CMOS Microprocessor

## General Description

The NSC800 is an 8-bit CMOS microprocessor that functions as the central processing unit (CPU) in National Semiconductor's NSC800 microcomputer family. National's microCMOS technology used to fabricate this device provides system designers with performance equivalent to comparable NMOS products, but with the low power advantage of CMOS. Some of the many system functions incorporated on the device, are vectored priority interrupts, refresh control, power-save feature and interrupt acknowledge. The NSC800 is available in dual-in-line and surface mounted chip carrier packages.

The system designer can choose not only from the dedicated CMOS peripherals that allow direct interfacing to the NSC800 but from the full line of National's CMOS products to allow a low-power system solution. The dedicated peripherals include NSC810A RAM I/O Timer, NSC858 UART, and NSC831 I/O.
All devices are available in commercial, industrial and military temperature ranges along with two added reliability flows. The first is an extended burn in test and the second is the military class $C$ screening in accordance with Method 5004 of MIL-STD-883
Features

- Fully compatible with $\mathrm{Z} 80^{\circledR}$ instruction set Powerful set of 158 instructions
10 addressing modes
22 internal registers
- Low power: 50 mW at $5 \mathrm{~V} \mathrm{~V}_{\mathrm{CC}}$
■ Unique power-save feature
■ Multiplexed bus structure
- Schmitt trigger input on reset
■ On-chip bus controller and clock generator
■ Variable power supply $2.4 \mathrm{~V}-6.0 \mathrm{~V}$
- On-chip 8-bit dynamic RAM refresh circuitry
■ Speed: $1.0 \mu \mathrm{~s}$ instruction cycle at 4.0 MHz NSC800-4 4.0 MHz
NSC800-35 $\quad 3.5 \mathrm{MHz}$
NSC800-3 $\quad 2.5 \mathrm{MHz}$
NSC800-1 $\quad 1.0 \mathrm{MHz}$
■ Capable of addressing 64k bytes of memory and 256 /O devices
■ Five interrupt request lines on-chip
Block Diagram


[^0]Table of Contents

| 1.0 ABSOLUTE MAXIMUM RATINGS | 9.0 TIMING AND CONTROL |
| :---: | :---: |
| 2.0 OPERATING CONDITIONS | 9.5 Bus Access Control |
| 3.0 DC ELECTRICAL CHARACTERISTICS | 9.6 Interrupt Control |
| 4.0 AC ELECTRICAL CHARACTERISTICS | NSC800 SOFTWARE |
| 5.0 TIMING WAVEFORMS | 10.0 INTRODUCTION |
| NSC800 HARDWARE | 11.0 ADDRESSING MODES |
| 6.0 PIN DESCRIPTIONS | 11.1 Register |
| 6.1 Input Signals | 11.2 Implied |
| 6.2 Output Signals | 11.3 Immediate |
| 6.3 Input/Output Signals | 11.4 Immediate Extended |
| 7.0 CONNECTION DIAGRAMS | 11.5 Direct Addressing |
| 8.0 FUNCTIONAL DESCRIPTION | 11.6 Register Indirect |
| 8.1 Register Array | 11.7 Indexed |
| 8.2 Dedicated Registers | 11.8 Relative |
| 8.2.1 Program Counter | 11.9 Modified Page Zero 11.10 Bit |
| 8.2.2 Stack Pointer |  |
| 8.2.3 Index Register | 12.0 INSTRUCTION SET |
| 8.2.4 Interrupt Register | 12.1 Instruction Set Index/Alphabetical |
| 8.2.5 Refresh Register | 12.2 Instruction Set Mnemonic Notation |
| 8.3 CPU Working and Alternate Register Sets | 12.3 Assembled Object Code Notation |
| 8.3.1 CPU Working Registers | 12.4 8-Bit Loads |
| 8.3.2 Alternate Registers | 12.5 16-Bit Loads |
| 8.4 Register Functions | 12.6 8-Bit Arithmetic |
| 8.4.1 Accumulator | 12.7 16-Bit Arithmetic |
| 8.4.2 F Register-Flags | 12.8 Bit Set, Reset, and Test |
| 8.4.3 Carry (C) | 12.9 Rotate and Shift |
| 8.4.4 Adds/Subtract (N) | 12.10 Exchanges |
| 8.4.5 Parity/Overflow (P/V) | 12.11 Memory Block Moves and Searches |
| 8.4.6 Half Carry (H) | 12.12 Input/Output |
| 8.4.7 Zero Flag (Z) | 12.13 CPU Control |
| 8.4.8 Sign Flag (S) | 12.14 Program Control |
| 8.4.9 Additional General Purpose Registers | 12.15 Instruction Set: Alphabetical Order |
| 8.4.10 Alternate Configurations | 12.16 Instruction Set: Numerical Order |
| 8.5 Arithmetic Logic Unit (ALU) | 13.0 DATA ACQUISITION SYSTEM |
| 8.6 Instruction Register and Decoder | 14.0 NSC800M/883B MIL STD 883/CLASS C SCREENING |
| 9.0 TIMING AND CONTROL |  |
| 9.1 Internal Clock Generator | 15.0 BURN-IN CIRCUITS |
| 9.2 CPU Timing | 16.0 ORDERING INFORMATION |
| 9.3 Initialization | 17.0 RELIABILITY INFORMATION |
| 9.4 Power Save Feature |  |

1.0 ABSOLUTE MAXIMUM RATINGS
2.0 OPERATING CONDITIONS 3.0 DC ELECTRICAL CHARACTERISTICS 4.0 AC ELECTRICAL CHARACTERISTICS 5.0 TIMING WAVEFORMS NSC800 HARDWARE
6.0 PIN DESCRIPTIONS
6.1 Input Signals
6.2 Output Signals
6.3 Input/Output Signals
7.0 CONNECTION DIAGRAMS
8.0 FUNCTIONAL DESCRIPTION
8.1 Register Array
8.2 Dedicated Registers
8.2.1 Program Counter
8.23 Ind
8.2.4 Interrupt Register

Refresh Register
8.3.1 CPU Working Registers
8.3.2 Alternate Registers
8.4.1 Accumulator
8.4.2 F Register-Flags
8.4.3 Carry (C)

Adds/Subtract (N)
P/V)
8.4.7 Zero Flag (Z)
8.4.8 Sign Flag (S)
8.4.9 Additional General Purpose Registers
8.4.10 Alternate Configurations
8.5 Arimmetic Logic Unit (ALU)
9.0 TIMING AND CONTROL
9.1 Internal Clock Generator
9.3 Initialization
9.4 Power Save Feature

## . 0 TIMING AND CONTROL

9.5 Bus Access Control
9.6 Interrupt Control
0.0 InTRODUCTION
1.0 ADDRESSING MODES
11.1 Register
11.2 Impled
11.4 Immediate Extended
11.5 Direct Addressing
11. Register Indirect
11.8 Rex
11.9 Modified Page Zero
11.10 Bit
12.1 Instruction Set Index/Alphabetical 12.2 Instruction Set Nnemonio Notation
12.4 8-Bit Loads

Loads
2.7 16-Bit Arithmetic

Set, Reset, and Test
2.10 Exchanges

Memory Block Moves and Searches
12.12 lputout
12.14 Program Control
12.15 Instruction Set: Alphabetical Order
2.16 Instruction Set: Numerical Order
13.0 DATA ACQUISITION SYSTEM
4.0 NSC800M/883B MIL STD 883/CLASS C
5.0 BURN-IN CIRCUITS
O.0 ORDERING INFORMATION
7.0 RELIABILITY INFORMATION
1.0 Absolute Maximum Ratings (Note 1)
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales
Office/Distributors for availability and specifications.
Storage Temperature
Voltage on Any Pin
with Respect to Ground
Maximum $V_{\mathrm{CC}}$
Power Dissipation
Lead Temp. (Soldering, 10 seconds)

### 2.0 Operating Conditions

NSC800-1 $\rightarrow T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
NSC800-3 $\rightarrow T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
$\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
NSC800-35/883C $\rightarrow \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
NSC800-4 $\rightarrow T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
NSC800-4MIL $\rightarrow T_{A}=-55^{\circ} \mathrm{C}$ to $+90^{\circ} \mathrm{C}$
3.0 DC Electrical Characteristics $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$, $\mathrm{GND}=0 \mathrm{~V}$, unless otherwise specified.

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IH }}$ | Logical 1 Input Voltage |  | 0.8 V CC |  | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Logical 0 Input Voltage |  | 0 |  | $0.2 \mathrm{~V}_{\text {CC }}$ | V |
| $\mathrm{V}_{\mathrm{HY}}$ | Hysteresis at RESET IN input | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | 0.25 | 0.5 |  | V |
| $\mathrm{V}_{\mathrm{OH} 1}$ | Logical 1 Output Voltage | $\mathrm{I}_{\text {OUT }}=-1.0 \mathrm{~mA}$ | 2.4 |  |  | V |
| $\mathrm{V}_{\mathrm{OH} 2}$ | Logical 1 Output Voltage | IOUT $=-10 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{CC}}-0.5$ |  |  | V |
| $\mathrm{V}_{\mathrm{OL} 1}$ | Logical 0 Output Voltage | $\mathrm{I}_{\text {OUT }}=2 \mathrm{~mA}$ | 0 |  | 0.4 | V |
| $\mathrm{V}_{\text {OL2 }}$ | Logical 0 Output Voltage | $\mathrm{l}_{\text {OUT }}=10 \mu \mathrm{~A}$ | 0 |  | 0.1 | V |
| IIL | Input Leakage Current | $0 \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{CC}}$ | -10.0 |  | 10.0 | $\mu \mathrm{A}$ |
| lOL | Output Leakage Current | $0 \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{CC}}$ | -10.0 |  | 10.0 | $\mu \mathrm{A}$ |
| ICC | Active Supply Current | $\mathrm{l}_{\text {OUT }}=0, \mathrm{f}_{(\mathrm{XIN})}=2 \mathrm{MHz}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 8 | 11 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | Active Supply Current | $\mathrm{l}_{\text {OUT }}=0, \mathrm{f}_{(\mathrm{XIN})}=5 \mathrm{MHz}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 10 | 15 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | Active Supply Current | $\begin{aligned} & \text { lout } \left.=0, \mathrm{f}_{\mathrm{XIN}}\right)=7 \mathrm{MHz}, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |  | 15 | 21 | mA |
| ICC | Active Supply Current | $\mathrm{l}_{\text {OUT }}=0, \mathrm{f}(\mathrm{XIN})=8 \mathrm{MHz}, \mathrm{T}_{\text {A }}=25^{\circ} \mathrm{C}$ |  | 15 | 21 | mA |
| $\mathrm{I}_{\mathrm{Q}}$ | Quiescent Current | $\begin{aligned} & \mathrm{I}_{\mathrm{OUT}}=0, \overline{\mathrm{PS}}=0, \mathrm{~V}_{\mathrm{IN}}=0 \text { or } \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}} \\ & \mathrm{f}_{(\mathrm{XIN})}=0 \mathrm{MHz}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{X}_{\mathrm{IN}}=0, \mathrm{CLK}=1 \end{aligned}$ |  | 2 | 5 | mA |
| IPS | Power-Save Current | $\begin{aligned} & \mathrm{I}_{\mathrm{OUT}}=0, \overline{\mathrm{PS}}=0, \mathrm{~V}_{\text {IN }}=0 \text { or } \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}} \\ & \mathrm{f}_{(\mathrm{XIN})}=5.0 \mathrm{MHz}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \end{aligned}$ |  | 5 | 7 | mA |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  |  | 6 | 10 | pF |
| COUT | Output Capacitance |  |  | 8 | 12 | pF |
| $\mathrm{V}_{C C}$ | Power Supply Voltage | (Note 2) | 2.4 | 5 | 6 | V |
| Note 1: Absolute Maximum Ratings indicate limits beyond which permanent damage may occur. Continuous operation at these limits is not intended and should be limited to those conditions specified under DC Electrical Characteristics. <br> Note 2: CPU operation at lower voltages will reduce the maximum operating speed. Operation at voltages other than $5 \mathrm{~V} \pm 10 \%$ is guaranteed by design, not tested. |  |  |  |  |  |  |

4.0 AC Electrical Characteristics $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$, $\mathrm{GND}=0 \mathrm{~V}$, unless otherwise specified

| Symbol | Parameter | NSC800-1 |  | NSC800-3 |  | NSC800-35 |  | NSC800-4 |  | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max |  |  |
| ${ }^{\text {t }}$ X | Period at XIN and XOUT Pins | 500 | 3333 | 200 | 3333 | 142 | 3333 | 125 | 3333 | ns |  |
| T | Period at Clock Output $\left(=2 t_{x}\right)$ | 1000 | 6667 | 400 | 6667 | 284 | 6667 | 250 | 6667 | ns |  |
| $\mathrm{t}_{\mathrm{R}}$ | Clock Rise Time |  | 110 |  | 110 |  | 90 |  | 80 | ns | Measured from $10 \%-90 \%$ of signal |
| $\mathrm{t}_{\mathrm{F}}$ | Clock Fall Time |  | 70 |  | 60 |  | 55 |  | 50 | ns | Measured from $10 \%-90 \%$ of signal |
| $t_{L}$ | Clock Low Time | 435 |  | 150 |  | 90 |  | 80 |  | ns | $50 \%$ duty cycle, square wave input on XIN |
| $\mathrm{t}_{\mathrm{H}}$ | Clock High Time | 450 |  | 145 |  | 85 |  | 75 |  | ns | $50 \%$ duty cycle, square wave input on XIN |
| $\mathrm{t}_{\mathrm{ACC}}(\mathrm{OP})$ | ALE to Valid Data |  | 1340 |  | 490 |  | 340 |  | 300 | ns | Add $t$ for each WAIT STATE |
| $\mathrm{t}_{\mathrm{ACC}}(\mathrm{MR})$ | ALE to Valid Data |  | 1875 |  | 620 |  | 405 |  | 360 | ns | Add t for each WAIT STATE |
| ${ }^{\text {t }}$ AFR | AD(0-7) Float after $\overline{R D}$ Falling |  | 0 |  | 0 |  | 0 |  | 0 | ns |  |
| $t_{\text {BABE }}$ | BACK Rising to Bus Enable |  | 1000 |  | 400 |  | 300 |  | 250 | ns |  |
| $t_{\text {BABF }}$ | $\overline{B A C K}$ Falling to Bus Float |  | 50 |  | 50 |  | 50 |  | 50 | ns |  |
| $t_{\text {b }}{ }^{\text {aCL }}$ | BACK Fall to CLK <br> Falling | 425 |  | 125 |  | 60 |  | 55 |  | ns |  |
| $\mathrm{t}_{\text {BRH }}$ | BREQ Hold Time | 0 |  | 0 |  | 0 |  | 0 |  | ns |  |
| $\mathrm{t}_{\text {BRS }}$ | $\overline{\text { BREQ Set-Up Time }}$ | 100 |  | 50 |  | 50 |  | 45 |  | ns |  |
| $t_{\text {caF }}$ | Clock Falling ALE Falling | 0 | 70 | 0 | 65 | 0 | 60 | 0 | 55 | ns |  |
| ${ }^{\text {tCAR }}$ | Clock Rising to ALE Rising | 0 | 100 | 0 | 100 | 0 | 90 | 0 | 80 | ns |  |
| $t_{\text {CRD }}$ | Clock Rising to Read Rising |  | 100 |  | 90 |  | 90 |  | 80 | ns |  |
| ${ }^{\text {t CRF }}$ | Clock Rising to Refresh Falling |  | 80 |  | 70 |  | 70 |  | 65 | ns |  |
| ${ }_{\text {t }}$ AI | ALE Falling to $\overline{\mathrm{NTA}}$ Falling | 445 |  | 160 |  | 95 |  | 85 |  | ns |  |
| $\mathrm{t}_{\text {DAR }}$ | ALE Falling to $\overline{\text { RD Falling }}$ | 400 | 575 | 160 | 250 | 100 | 180 | 90 | 160 | ns |  |
| t ${ }^{\text {daw }}$ | ALE Falling to WR Falling | 900 | 1010 | 350 | 420 | 225 | 300 | 200 | 265 | ns |  |
| ${ }^{\text {t }}$ (BACK) 1 | ALE Falling to $\overline{B A C K}$ Falling | 2460 |  | 975 |  | 635 |  | 560 |  | ns | Add $t$ for each $\overline{\text { WAIT }}$ state Add $t$ for opcode fetch cycles |
| ${ }^{\text {t }}$ (BACK)2 | $\overline{B R E Q}$ Rising to $\overline{B A C K}$ Rising | 500 | 1610 | 200 | 700 | 140 | 540 | 125 | 475 | ns |  |
| $t_{D(1)}$ | ALE Falling to $\overline{\text { INTR }}$, $\overline{\mathrm{NM}}, \overline{\mathrm{RSTA}} \mathrm{C}, \overline{\mathrm{PS}}$, BREQ, Inputs Valid |  | 1360 |  | 475 |  | 284 |  | 250 | ns | Add $t$ for each WAIT state Add $t$ for opcode fetch cycles |
| $t_{\text {DPA }}$ | Rising $\overline{\mathrm{PS}}$ to Falling ALE | 500 | 1685 | 200 | 760 | 140 | 580 | 125 | 510 | ns | See Figure 14 also |
| $t_{\text {D (WAIT }}$ | ALE Falling to WAIT Input Valid |  | 550 |  | 250 |  | 170 |  | 125 | ns |  |
| OP— Opcode Fetch <br> MR-Memory Read |  |  |  |  |  |  |  |  |  |  |  |

4.0 AC Electrical Characteristics $\mathrm{v}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$, $\mathrm{GND}=\mathrm{OV}$, unless otherwise specified (Continued)

| Symbol | Parameter | NSC800-1 |  | NSC800-3 |  | NSC800-35 |  | NSC800-4 |  | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max |  |  |
| $\mathrm{T}_{\mathrm{H}(\mathrm{ADH}) 1}$ | A(8-15) Hold Time During Opcode Fetch | 0 |  | 0 |  | 0 |  | 0 |  | ns |  |
| $\mathrm{T}_{\mathrm{H}(\mathrm{ADH}) 2}$ | A(8-15) Hold Time During Memory or IO, $\overline{\mathrm{RD}}$ and $\overline{\mathrm{WR}}$ | 400 |  | 100 |  | 85 |  | 60 |  | ns |  |
| $\left.\mathrm{T}_{\mathrm{H}(\mathrm{ADL}}\right)$ | AD(0-7) Hold Time | 100 |  | 60 |  | 35 |  | 30 |  | ns |  |
| $\mathrm{T}_{\mathrm{H} \text { (WD) }}$ | Write Data Hold Time | 400 |  | 100 |  | 85 |  | 75 |  | ns |  |
| $\mathrm{t}_{\mathrm{INH}}$ | Interrupt Hold Time | 0 |  | 0 |  | 0 |  | 0 |  | ns |  |
| $\mathrm{t}_{\text {INS }}$ | Interrupt Set-Up Time | 100 |  | 50 |  | 50 |  | 45 |  | ns |  |
| $\mathrm{t}_{\mathrm{NMI}}$ | Width of NMI Input | 50 |  | 30 |  | 25 |  | 20 |  | ns |  |
| $\mathrm{t}_{\mathrm{RDH}}$ | Data Hold after Read | 0 |  | 0 |  | 0 |  | 0 |  | ns |  |
| $\mathrm{t}_{\text {RFLF }}$ | $\overline{\text { RFSH Rising to ALE }}$ <br> Falling | 60 |  | 50 |  | 45 |  | 40 |  | ns |  |
| $\mathrm{t}_{\mathrm{RL} \text { (MR) }}$ | $\overline{\text { RD }}$ Rising to ALE Rising (Memory Read) | 390 |  | 100 |  | 50 |  | 45 |  | ns |  |
| $t_{S(A D)}$ | AD(0-7) Set-Up Time | 300 |  | 45 |  | 45 |  | 40 |  | ns |  |
| $\mathrm{t}_{\text {(ALE) }}$ | $\mathrm{A}(8-15), \mathrm{SO}, \mathrm{SI}, \mathrm{IO} / \overline{\mathrm{M}}$ <br> Set-Up Time | 350 |  | 70 |  | 55 |  | 50 |  | ns |  |
| $\mathrm{t}_{\text {S (WD) }}$ | Write Data Set-Up Time | 385 |  | 75 |  | 35 |  | 30 |  | ns |  |
| ${ }^{\text {t }}$ W(ALE) | ALE Width | 430 |  | 130 |  | 115 |  | 100 |  | ns |  |
| twh | WAIT Hold Time | 0 |  | 0 |  | 0 |  | 0 |  | ns |  |
| ${ }^{\text {W }}$ (I) | Width of $\overline{\text { NTR }}, \overline{\text { RSTA-C }}$, $\overline{\text { PS, }} \overline{\mathrm{BREQ}}$ | 500 |  | 200 |  | 140 |  | 125 |  | ns |  |
| $t_{\text {W(INTA) }}$ | INTA Strobe Width | 1000 |  | 400 |  | 225 |  | 200 |  | ns | Add two t states for first INTA of each interrupt response string Add t for each WAIT state |
| $\mathrm{t}_{\mathrm{WL}}$ | $\overline{\text { WR Rising to ALE Rising }}$ | 450 |  | 130 |  | 70 |  | 70 |  | ns |  |
| ${ }^{\text {tw }}$ (RD) | Read Strobe Width During Opcode Fetch | 960 |  | 360 |  | 210 |  | 185 |  | ns | Add $t$ for each WAIT State Add t/2 for Memory Read Cycles |
| $\mathrm{t}_{\mathrm{W} \text { (RFSH) }}$ | Refresh Strobe Width | 1925 |  | 725 |  | 450 |  | 395 |  | ns |  |
| $\mathrm{t}_{\text {WS }}$ | WAIT Set-Up Time | 100 |  | 70 |  | 60 |  | 55 |  | ns |  |
| tw(WAIT) | WAIT Input Width | 550 |  | 250 |  | 195 |  | 175 |  | ns |  |
| $t_{\text {W }}$ (WR) | Write Strobe Width | 985 |  | 370 |  | 250 |  | 220 |  | ns | Add t for each WAIT state |
| ${ }^{\text {t }}$ CCF | XIN to Clock Falling | 25 | 100 | 15 | 95 | 5 | 90 | 5 | 80 | ns |  |
| ${ }^{\text {t }}$ XCR | XIN to Clock Rising | 25 | 85 | 15 | 85 | 5 | 90 | 5 | 80 | ns |  |

Note 1: Test conditions: $\mathrm{t}=1000 \mathrm{~ns}$ for NSC800-1, 400 ns for NSC800, 285 ns for NSC800-35, 250 ns for NSC800-4.
Note 2: Output timings are measured with a purely capacitive load of 100 pF .


### 5.0 Timing Waveforms (Continued)



AC Testing Input/Output Waveform


AC Testing Load Circuit


TL/C/5171-8

## NSC800 HARDWARE

### 6.0 Pin Descriptions

### 6.1 INPUT SIGNALS

Reset Input ( $\overline{\operatorname{RESET}} \mathbf{I N}$ ): Active low. Sets A (8-15) and AD $(0-7)$ to TRI-STATE ${ }^{\circledR}$ (high impedance). Clears the contents of PC, I and R registers, disables interrupts, and activates reset out.
Bus Request ( $\overline{\mathbf{B R E Q}}$ ): Active low. Used when another device requests the system bus. The NSC800 recognizes $\overline{\mathrm{BREQ}}$ at the end of the current machine cycle, and sets $A(8-15), A D(0-7), I O / \bar{M}, \overline{R D}$, and $\overline{W R}$ to the high impedance state. RFSH is high during a bus request cycle. The CPU acknowledges the bus request via the BACK output signal.
Non-Maskable Interrupt ( $\overline{\mathrm{NMI}}$ ): Active low. The non-maskable interrupt, generated by the peripheral device(s), is the highest priority interrupt. The edge sensitive interrupt requires only a pulse to set an internal flip-flop which generates the internal interrupt request. The NMI flip-flop is monitored on the same clock edge as the other interrupts. It must also meet the minimum set-up time spec for the interrupt to be accepted in the current machine instruction. When the processor accepts the interrupt the flip-flop resets automatically. Interrupt execution is independent of the interrupt enable flip-flop. $\overline{\text { NMI }}$ execution results in saving the PC on the stack and automatic branching to restart address X'0066 in memory.
Restart Interrupts, A, B, C ( $\overline{\mathrm{RSTA}}, \overline{\mathrm{RSTB}}, \overline{\mathrm{RSTC}})$ : Active low level sensitive. The CPU recognizes restarts generated by the peripherals at the end of the current instruction, if their respective interrupt enable and master enable bits are set. Execution is identical to $\overline{\mathrm{NMI}}$ except the interrupts vector to the following restart addresses:

| Name | Restart <br> Address ( $\mathbf{X}^{\prime}$ ) |
| :--- | :---: |
| $\overline{\text { NMI }}$ | 0066 |
| $\overline{\mathrm{RSTA}}$ | 003 C |
| $\overline{\mathrm{RSTB}}$ | 0034 |
| $\overline{\mathrm{RSTC}}$ | 002 C |
| $\overline{\text { INTR }}$ (Mode 1) | 0038 |

The order of priority is fixed. The list above starts with the highest priority.
Interrupt Request (INTR): Active low, level sensitive. The CPU recognizes an interrupt request at the end of the current instruction provided that the interrupt enable and master interrupt enable bits are set. INTR is the lowest priority interrupt. Program control selects one of three response modes which determines the method of servicing INTR in conjunction with INTA. See Interrupt Control.
Wait (WAIT): Active low. When set low during $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}$ or INTA machine cycles (during the WR machine cycle, wait must be valid prior to write going active) the CPU extends its machine cycle in increments of $t$ (wait) states. The wait machine cycle continues until the WAIT input returns high.
The wait strobe input will be accepted only during machine cycles that have $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}$ or $\overline{\text { INTA }}$ strobes and during the machine cycle immediately after an interrupt has been accepted by the CPU. The later cycle has its RD strobe suppressed but it will still accept the wait.
Power-Save ( $\overline{\mathrm{PS}}$ ): Active low. $\overline{\mathrm{PS}}$ is sampled during the last $t$ state of the current instruction cycle. When $\overline{\mathrm{PS}}$ is low, the

CPU stops executing at the end of current instruction and keeps itself in the low-power mode. Normal operation resumes when $\overline{\mathrm{PS}}$ returns high (see Power Save Feature description).
CRYSTAL ( $\mathbf{X}_{\text {IN }}, \mathbf{X}_{\text {OUT }}$ ): $\mathrm{X}_{\text {IN }}$ can be used as an external clock input. A crystal can be connected across $X_{\text {IN }}$ and $X_{\text {OUT }}$ to provide a source for the system clock.

### 6.2 OUTPUT SIGNALS

Bus Acknowledge ( $\overline{\mathrm{BACK}}$ ): Active low. $\overline{\mathrm{BACK}}$ indicates to the bus requesting device that the CPU bus and its control signals are in the TRI-STATE mode. The requesting device then commands the bus and its control signals.
Address Bits 8-15 [ $\mathbf{A}(\mathbf{8 - 1 5})]$ : Active high. These are the most significant 8 bits of the memory address during a memory instruction. During an I/O instruction, the port address on the lower 8 address bits gets duplicated onto $A(8-$ 15). During a BREQ/BACK cycle, the $A(8-15)$ bus is in the TRI-STATE mode.
Reset Out (RESET OUT): Active high. When RESET OUT is high, it indicates the CPU is being reset. This signal is normally used to reset the peripheral devices.
Input/Output/Memory (IO/产): An active high on the IO/ $\bar{M}$ output signifies that the current machine cycle is an input/ output cycle. An active low on the IO/ $\bar{M}$ output signifies that the current machine cycle is a memory cycle. It is TRISTATE during $\overline{\mathrm{BREQ}} / \overline{\mathrm{BACK}}$ cycles.
Refresh ( $\overline{\mathrm{RFSH}}$ ): Active low. The refresh output indicates that the dynamic RAM refresh cycle is in progress. $\overline{\text { RFSH }}$ goes low during T3 and T4 states of all M1 cycles. During the refresh cycle, $\mathrm{AD}(0-7)$ has the refresh address and $\mathrm{A}(8-15)$ indicates the interrupt vector register data. $\overline{\text { RFSH }}$ is high during $\overline{\mathrm{BREQ}} / \overline{\mathrm{BACK}}$ cycles.
Address Latch Enable (ALE): Active high. ALE is active only during the T1 state of any M cycle and also T3 state of the M1 cycle. The high to low transition of ALE indicates that a valid memory, I/O or refresh address is available on the $A D(0-7)$ lines.
Read Strobe ( $\overline{\mathbf{R D}})$ : Active low. The CPU receives data via the $A D(0-7)$ lines on the trailing edge of the $\overline{R D}$ strobe. The $\overline{\mathrm{RD}}$ line is in the TRI-STATE mode during $\overline{\mathrm{BREQ}} / \overline{\mathrm{BACK}}$ cycles.
Write Strobe ( $\overline{\mathrm{WR}}$ ): Active low. The CPU sends data via the $A D(0-7)$ lines while the $\overline{W R}$ strobe is low. The $\overline{W R}$ line is in the TRI-STATE mode during BREQ/BACK cycles.
Clock (CLK): CLK is the output provided for use as a system clock. The CLK output is a square wave at one half the input frequency.
Interrupt Acknowledge ( $\overline{(\mathrm{NTA}})$ : Active low. This signal strobes the interrupt response vector from the interrupting peripheral devices onto the $\mathrm{AD}(0-7)$ lines. $\overline{\mathrm{INTA}}$ is active during the M1 cycle immediately following the t state where the CPU recognized the INTR interrupt request.
Two of the three interrupt request modes use $\overline{\mathrm{INTA}}$. In mode 0 one to four $\overline{\text { NTA }}$ signals strobe a one to four byte instruction onto the AD(0-7) lines. In mode 2 one INTA signal strobes the lower byte of an interrupt response vector onto the bus. In mode 1, INTA is inactive and the CPU response to INTR is the same as for an NMI or restart interrupt.
6.0 Pin Descriptions (Continued)

Status (SO, S1): Bus status outputs provide encoded information regarding the current M cycle as follows:

| Machine Cycle | Status |  |  | Control |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  | $\mathbf{S 0}$ | $\mathbf{S 1}$ | $\mathbf{I O} / \overline{\mathbf{M}}$ | $\overline{\mathbf{R D}}$ | $\overline{\mathbf{W R}}$ |
| Opcode Fetch | 1 | 1 | 0 | 0 | 1 |
| Memory Read | 0 | 1 | 0 | 0 | 1 |
| Memory Write | 1 | 0 | 0 | 1 | 0 |
| I/O Read | 0 | 1 | 1 | 0 | 1 |
| I/O Write | 1 | 0 | 1 | 1 | 0 |
| Halt* | 0 | 0 | 0 | 0 | 1 |
| Internal Operation* | 0 | 1 | 0 | 1 | 1 |
| Acknowledge of Int** | 1 | 1 | 0 | 1 | 1 |

*ALE is not suppressed in this cycle.
**This is the cycle that occurs immediately after the CPU accepts an interrupt ( $\overline{\mathrm{RSTA}}, \overline{\mathrm{RSTB}}, \overline{\mathrm{RSTC}}, \mathrm{INTR}, \overline{\mathrm{NMI}}$ ).
Note 1: During halt, CPU continues to do dummy opcode fetch from location following the halt instruction with a halt status. This is so CPU can continue to do its dynamic RAM refresh.
Note 2: No early status is provided for interrupt or hardware restarts.

### 7.0 Connection Diagrams



### 6.3 INPUT/OUTPUT SIGNALS

Multiplexed Address/Data [AD(0-7)]: Active high At $\overline{R D}$ Time: Input data to CPU.
At WR Time: Output data from CPU.
At Falling Edge Least significant byte of address
of ALE Time: during memory reference cycle. 8-bit port address during l/O reference cycle.
During $\overline{\mathrm{BREQ}} /$ High impedance BACK Cycle:

Chip Carrier Package


Order Number NSC800E or V See NS Package E44B or V44A

### 8.0 Functional Description

This section reviews the CPU architecture shown below, focusing on the functional aspects from a hardware perspective, including timing details.

As illustrated in Figure 1, the NSC800 is an 8-bit parallel device. The major functional blocks are: the ALU, register array, interrupt control, timing and control logic. These areas are connected via the 8 -bit internal data bus. Detailed descriptions of these blocks ae provided in the following sections.


TL/C/5171-9
Note: Applicable pinout for 40-pin dual-in-line package within parentheses

FIGURE 1. NSC800 CPU Functional Block Diagram

### 8.0 Functional Description (Continued)

### 8.1 REGISTER ARRAY

The NSC800 register array is divided into two parts: the dedicated registers and the working registers, as shown in Figure 2.

| Accumulator | Flags | Accumulator | Flags |
| :---: | :---: | :---: | :---: |
| M | F | $\mathrm{A}^{\prime}$ | $\mathrm{F}^{\prime}$ |
| B | C | $\mathrm{B}^{\prime}$ | $\mathrm{C}^{\prime}$ |
| D | E | $\mathrm{D}^{\prime}$ | $\mathrm{E}^{\prime}$ |
| H | L | $\mathrm{H}^{\prime}$ | $\mathrm{L}^{\prime}$ |

Working
Registers

| Interrupt <br> Vector I | Memory <br> Refresh R |
| :--- | :--- |
| Index Register IX |  |
| Index Register IY |  |
| Stack Pointer SP |  |
| Program Counter PC |  |

Dedicated
Registers

FIGURE 2. NSC800 Register Array

### 8.2 DEDICATED REGISTERS

There are 6 dedicated registers in the NSC800: two 8-bit and four 16-bit registers (see Figure 3).

Although their contents are under program control, the program has no control over their operational functions, unlike the CPU working registers. The function of each dedicated register is described as follows:

| CPU Dedicated Registers |  |
| :--- | :---: |
| Program Counter PC | (16) |
| Stack Pointer SP | $(16)$ |
| Index Register IX | $(16)$ |
| Index Register IY | $(16)$ |
| Interrupt Vector Register I | (8) |
| Memory Refresh Register R | (8) |

## FIGURE 3. Dedicated Registers

### 8.2.1 Program Counter (PC)

The program counter contains the 16 -bit address of the current instruction being fetched from memory. The PC increments after its contents have been transferred to the address lines. When a program jump occurs, the PC receives the new address which overrides the incrementer.
There are many conditional and unconditional jumps, calls, and return instructions in the NSC800's instruction repertoire that allow easy manipulation of this register in controlling the program execution (i.e. JP NZ nn, JR Zd2, CALL NC, nn).

### 8.2.2 Stack Pointer (SP)

The 16 -bit stack pointer contains the address of the current top of stack that is located in external system RAM. The stack is organized in a last-in, first-out (LIFO) structure. The pointer decrements before data is pushed onto the stack, and increments after data is popped from the stack.

Various operations store or retrieve, data on the stack. This, along with the usage of subroutine calls and interrupts, allows simple implementation of subroutine and interrupt nesting as well as alleviating many problems of data manipulation.
8.2.3 Index Register (IX and IY)

The NSC800 contains two index registers to hold independent, 16 -bit base addresses used in the indexed addressing mode. In this mode, an index register, either IX or IY, contains a base address of an area in memory making it a pointer for data tables.
In all instructions employing indexed modes of operation another byte acts as a signed two's complement displacement. This addressing mode enables easy data table manipulations.

### 8.2.4 Interrupt Register (I)

When the NSC800 provides a Mode 2 response to $\overline{\text { INTR }}$, the action taken is an indirect call to the memory location containing the service routine address. The pointer to the address of the service routine is formed by two bytes, the high-byte is from the I Register and the low-byte is from the interrupting peripheral. The peripheral always provides an even address for the lower byte ( $\mathrm{LSB}=0$ ). When the processor receives the lower byte from the peripheral it concatenates it in the following manner:

| I Register | External byte |
| :---: | :---: | :---: |
| 8 bits | 0 |
| $\uparrow$ |  |
| The LSB of the external byte must be zero. |  |

## FIGURE 4a. Interrupt Register

The even memory location contains the low-order byte, the next consecutive location contains the high-order byte of the pointer to the beginning address of the interrupt service routine.

### 8.2.5 Refresh Register (R)

For systems that use dynamic memories rather than static RAM's, the NSC800 provides an integral 8-bit memory refresh counter. The contents of the register are incremented after each opcode fetch and are sent out on the lower portion of the address bus, along with a refresh control signal. This provides a totally transparent refresh cycle and does not slow down CPU operation.
The program can read and write to the R register, although this is usually done only for test purposes.

### 8.0 Functional Description (Continued) 8.3 CPU WORKING AND ALTERNATE REGISTER SETS <br> 8.3.1 CPU Working Registers

The portion of the register array shown in Figure $4 b$ represents the CPU working registers. These sixteen 8 -bit registers are general-purpose registers because they perform a multitude of functions, depending on the instruction being executed. They are grouped together also due to the types of instructions that use them, particularly alternate set operations.
The F (flag) register is a special-purpose register because its contents are more a result of machine status rather than program data. The F register is included because of its interaction with the A register, and its manipulations in the alternate register set operations.

### 8.3.2 Alternate Registers

The NSC800 registers designated as CPU working registers have one common feature: the existence of a duplicate register in an alternate register set. This architectural concept simplifies programming during operations such as interrupt response, when the machine status represented by the contents of the registers must be saved.

The alternate register concept makes one set of registers available to the programmer at any given time. Two instructions (EX AF, A‘F' and EXX), exchange the current working set of registers with their alternate set. One exchange between the $A$ and $F$ registers and their respective duplicates (A' and F') saves the primary status information contained in the accumulator and the flag register. The second exchange instruction performs the exchange between the remaining registers, B, C, D, E, H, and L, and their respective alternates $\mathrm{B}^{\prime}, \mathrm{C}^{\prime}, \mathrm{D}^{\prime}, \mathrm{E}^{\prime}, \mathrm{H}^{\prime}$, and $\mathrm{L}^{\prime}$. This essentially saves the contents of the original complement of registers while providing the programmer with a usable alternate set.

## CPU Main Working Register Set

| Accumulator A | (8) | Flags F | (8) |
| :--- | :--- | :--- | :--- |
| Register B | (8) | Register C | (8) |
| Register D | (8) | Register E | (8) |
| Register H | $(8)$ | Register L | $(8)$ |

CPU Alternate Working Register Set

| Accumulator A' | (8) | Flags F' | (8) |
| :--- | :--- | :--- | :--- |
| Register B' | (8) | Register C' | (8) |
| Register D' | (8) | Register E' | (8) |
| Register H' | (8) | Register L' | (8) |

FIGURE 4b. CPU Working and Alternate Registers

### 8.4 REGISTER FUNCTIONS

### 8.4.1 Accumulator (A Register)

The A register serves as a source or destination register for data manipulation instructions. In addition, it serves as the accumulator for the results of 8 -bit arithmetic and logic operations.
The A register also has a special status in some types of operations; that is, certain addressing modes are reserved for the A register only, although the function is available for all the other registers. For example, any register can be loaded by immediate, register indirect, or indexed addressing modes. The A register, however, can also be loaded via an additional register indirect addressing.
Another special feature of the A register is that it produces more efficient memory coding than equivalent instruction functions directed to other registers. Any register can be rotated; however, while it requires a two-byte instruction to normally rotate any register, a single-byte instruction is available for rotating the contents of the accumulator (A register).

### 8.4.2 F Register - Flags

The NSC800 flag register consists of six status bits that contain information regarding the results of previous CPU operations. The register can be read by pushing the contents onto the stack and then reading it, however, it cannot be written to. It is classified as a register because of its affiliation with the accumulator and the existence of a duplicate register for use in exchange instructions with the accumulator.
Of the six flags shown in Figure 5, only four can be directly tested by the programmer via conditional jump, call, and return instructions. They are the Sign (S), Zero (Z), Parity/ Overflow (P/V), and Carry (C) flags. The Half Carry (H) and Add/Subtract ( N ) flags are used for internal operations related to BCD arithmetic.


### 8.0 Functional Description (Continued)

### 8.4.3 Carry (C)

A carry from the highest order bit of the accumulator during an add instruction, or a borrow generated during a subtraction instruction sets the carry flag. Specific shift and rotate instructions also affect this bit.
Two specific instructions in the NSC800 instruction repertoire set (SCF) or complement (CCF) the carry flag.
Other operations that affect the C flag are as follows:

- Adds
- Subtracts
- Logic Operations (always resets C flag)
- Rotate Accumulator
- Rotate and Shifts
- Decimal Adjust
- Negation of Accumulator

Other operations do not affect the C flag.
8.4.4 Adds/Subtract ( $\mathbf{N}$ )

This flag is used in conjunction with the H flag to ensure that the proper BCD correction algorithm is used during the decimal adjust instruction (DAA). The correction algorithm depends on whether an add or subtract was previously done with BCD operands.
The operations that set the N flag are:

- Subtractions
- Decrements (8-bit)
- Complementing of the Accumulator
- Block I/O
- Block Searches
- Negation of the Accumulator

The operations that reset the N flag are:

- Adds
- Increments
- Logic Operations
- Rotates
- Set and Complement Carry
- Input Register Indirect
- Block Transfers
- Load of the I or R Registers
- Bit Tests

Other operations do not affect the N flag.

### 8.4.5 Parity/Overflow (P/V)

The Parity/Overflow flag is a dual-purpose flag that indicates results of logic and arithmetic operations. In logic operations, the P/V flag indicates the parity of the result; the flag is set (high) if the result is even, reset (low) if the result is odd. In arithmetic operations, it represents an overflow condition when the result, interpreted as signed two's complement arithmetic, is out of range for the eight-bit accumulator (i.e. -128 to +127 ).

The following operations affect the P/V flag according to the parity of the result of the operation:

- Logic Operations
- Rotate and Shift
- Rotate Digits
- Decimal Adjust
- Input Register Indirect

The following operations affect the P/V flag according to the overflow result of the operation.

- Adds (16 bit with carry, 8 -bit with/without carry)
- Subtracts (16 bit with carry, 8 -bit with/without carry)
- Increments and Decrements
- Negation of Accumulator

The P/V flag has no significance immediately after the following operations.

- Block I/O
- Bit Tests

In block transfers and compares, the P/V flag indicates the status of the BC register, always ending in the reset state after an auto repeat of a block move. Other operations do not affect the P/V flag.
8.4.6 Half Carry (H)

This flag indicates a BCD carry, or borrow, result from the low-order four bits of operation. It can be used to correct the results of a previously packed decimal add, or subtract, operation by use of the Decimal Adjust Instruction (DAA).
The following operations affect the H flag:

- Adds (8-bit)
- Subtracts (8-bit)
- Increments and Decrements
- Decimal Adjust
- Negation of Accumulator
- Always Set by: Logic AND

Complement Accumulator Bit Testing

- Always Reset By: Logic OR's and XOR's Rotates and Shifts
Set Carry
Input Register Indirect
Block Transfers
Loads of I and R Registers
The H flag has no significance immediately after the following operations.
- 16-bit Adds with/without carry
- 16-Bit Subtracts with carry
- Complement of the carry
- Block I/O
- Block Searches

Other operations do not affect the H flag.

### 8.0 Functional Description (Continued)

### 8.4.7 Zero Flag (Z)

Loading a zero in the accumulator or when a zero results from an operation sets the zero flag.
The following operations affect the zero flag.

- Adds (16-bit with carry, 8-bit with/without carry)
- Subtracts (16-bit with carry, 8 -bit with/without carry)
- Logic Operations
- Increments and Decrements
- Rotate and Shifts
- Rotate Digits
- Decimal Adjust
- Input Register Indirect
- Block I/O (always set after auto repeat block I/O)
- Block Searches
- Load of I and R Registers
- Bit Tests
- Negation of Accumulator

The $Z$ flag has no signficance immediately after the following operations:

- Block Transfers

Other operations do not affect the zero flag.
8.4.8 Sign Flag (S)

The sign flag stores the state of bit 7 (the most-significant bit and sign bit) of the accumulator following an arithmetic operation. This flag is of use when dealing with signed numbers.
The sign flag is affected by the following operation according to the result:

- Adds (16-bit with carry, 8 -bit with/without carry)
- Subtracts (16-bit with carry, 8 -bit with/without carry)
- Logic Operations
- Increments and Decrements
- Rotate and Shifts
- Rotate Digits
- Decimal Adjust
- Input Register Indirect
- Block Search
- Load of I and R Registers
- Negation of Accumulator

The S flag has no significance immediately after the following operations:

- Block I/O
- Block Transfers
- Bit Tests

Other operations do not affect the sign bit.

### 8.4.9 Additional General-Purpose Registers

The other general-purpose registers are the B, C, D, E, H and $L$ registers and their alternate register set, $\mathrm{B}^{\prime}, \mathrm{C}^{\prime}, \mathrm{D}^{\prime}, \mathrm{E}^{\prime}$, $H^{\prime}$ and L'. The general-purpose registers can be used interchangeably.
In addition, the $B$ and $C$ registers perform special functions in the NSC800 expanded I/O capabilities, particularly block I/O operations. In these functions, the C register can address I/O ports; the B register provides a counter function when used in the register indirect address mode.
When used with the special condition jump instruction (DJNZ) the B register again provides the counter function.

### 8.4.10 Alternate Configurations

The six 8 -bit general purpose registers (B,C,D,E,H,L) will combine to form three 16 -bit registers. This occurs by concatenating the B and C registers to form the BC register, the $D$ and $E$ registers form the DE register, and the $H$ and $L$ registers form the HL register.
Having these 16 -bit registers allows 16 -bit data handling, thereby expanding the number of 16-bit registers available for memory addressing modes. The HL register typically provides the pointer address for use in register indirect addressing of the memory.
The DE register provides a second memory pointer register for the NSC800's powerful block transfer operations. The BC register also provides an assist to the block transfer operations by acting as a byte-counter for these operations.

### 8.5 ARITHMETIC-LOGIC UNIT (ALU)

The arithmetic, logic and rotate instructions are performed by the ALU. The ALU internally communicates with the registers and data buffer on the 8 -bit internal data bus.

### 8.6 INSTRUCTION REGISTER AND DECODER

During an opcode fetch, the first byte of an instruction is transferred from the data buffer (i.e. its on the internal data bus) to the instruction register. The instruction register feeds the instruction decoder, which gated by timing signals, generates the control signals that read or write data from or to the registers, control the ALU and provide all required external control signals.

### 9.0 Timing and Control

### 9.1 INTERNAL CLOCK GENERATOR

An inverter oscillator contained on the NSC800 chip provides all necessary timing signals. The chip operation frequency is equal to one half of the frequency of this oscillator.
The oscillator frequency can be controlled by one of the following methods:

1. Leaving the XOUT pin unterminated and driving the $X_{\text {IN }}$ pin with an externally generated clock as shown in Figure 6. When driving $X_{I N}$ with a square wave, the minimum duty cycle is $30 \%$ high.


TL/C/5171-13

## FIGURE 6. Use of External Clock

2. Connecting a crystal with the proper biasing network between XIN and $\mathrm{X}_{\text {OUt }}$ as shown in Figure 7. Recommended crystal is a parallel resonance AT cut crystal.
Note 1: If the crystal frequency is between 1 MHz and 2 MHz a series resistor, $\mathrm{R}_{\mathrm{S}},(470 \Omega$ to $1500 \Omega$ ) should be connected between $\mathrm{X}_{\text {OUT }}$ and $\mathrm{R}, \mathrm{XTAL}$ and $\mathrm{C}_{\mathrm{Z}}$. Additionally, the capacitance of C 1 and C 2 should be increased by 2 to 3 times the recommended value. For crystal frequencies less than 1 MHz higher values of C1 and C2 may be required. Crystal parameters will also affect the capacitive loading requirements.


FIGURE 7. Use Of Crystal
The CPU has a minimum clock frequency input (@ $\mathrm{XIIN}_{\text {}}$ ) of 300 kHz , which results in 150 kHz system clock speed. All registers internal to the chip are static, however there is dynamic logic which limits the minimum clock speed. The input clock can be stopped without fear of losing any data or damaging the part. You stop it in the phase of the clock that has XIN $_{\text {IN }}$ low and CLK OUT high. When restarting the CPU, precautions must be taken so that the input clock meets these minimum specification. Once started, the CPU will continue operation from the same location at which it was stopped. During DC operation of the CPU, typical current drain will be 2 mA . This current drain can be reduced by placing the CPU in a wait state during an opcode fetch cycle then stopping the clock. For clock stop circuit, see Figure 8.


FIGURE 8. Clock Stop Circuit

### 9.0 Timing and Control (Continued)

### 9.2 CPU TIMING

The NSC800 uses a multiplexed bus for data and addresses. The 16 -bit address bus is divided into a high-order 8 -bit address bus that handles bits $8-15$ of the address, and a low-order 8 -bit multiplexed address/data bus that handles bits $0-7$ of the address and bits $0-7$ of the data. Strobe outputs from the NSC800 (ALE, $\overline{R D}$ and $\overline{W R}$ ) indicate when a valid address or data is present on the bus. $10 / \bar{M}$ indicates whether the ensuing cycle accesses memory or I/O.

During an input or output instruction, the CPU duplicates the lower half of the address $[A D(0-7)]$ onto the upper address bus $[A(8-15)]$. The eight bits of address will stay on $A(8-$ 15) for the entire machine cycle and can be used for chip selection directly.
Figure 9 illustrates the timing relationship for opcode fetch cycles with and without a wait state.


FIGURE 9a. Opcode Fetch Cycles without WAIT States


TL/C/5171-16
FIGURE 9b. Opcode Fetch Cycles with WAIT States

### 9.0 Timing and Control (Continued)

During the opcode fetch, the CPU places the contents of the PC on the address bus. The falling edge of ALE indicates a valid address on the $\mathrm{AD}(0-7)$ lines. The WAIT input is sampled during $t_{2}$ and if active causes the NSC800 to insert a wait state $\left(t_{w}\right)$. WAIT is sampled again during $t_{w}$ so
that when it goes inactive, the CPU continues its opcode fetch by latching in the data on the rising edge of $\overline{\mathrm{RD}}$ from the $A D(0-7)$ lines. During $t_{3}, \overline{R F S H}$ goes active and $A D(0-$ 7) has the dynamic RAM refresh address from register R and $A(8-15)$ the interrupt vector from register I.


FIGURE 10a. Memory Read/Write Cycles without WAIT States


FIGURE 10b. Memory Read and Write with WAIT States

### 9.0 Timing and Control (Continued)

Figure 10 shows the timing for memory read (other than opcode fetchs) and write cycles with and without a wait state. The $\overline{\mathrm{RD}}$ stobe is widened by $\frac{t}{2}$ (half the machine state) for memory reads so that the actual latching of the input data occurs later.

Figure 11 shows the timing for input and output cycles with and without wait states. The CPU automatically inserts one wait state into each I/O instruction to allow sufficient time for an I/O port to decode the address.


FIGURE 11a. Input and Output Cycles without WAIT States


TL/C/5171-20
*WAIT state automatically inserted during 10 operation.
FIGURE 11b. Input and Output Cycles with WAIT States

### 9.0 Timing and Control (Continued)

### 9.3 INITIALIZATION

RESET IN initializes the NSC800; RESET OUT initializes the peripheral components. The Schmitt trigger at the RESET $\overline{\mathrm{IN}}$ input facilitates using an R-C network reset scheme during power up (see Figure 12 ).
To ensure proper power-up conditions for the NSC800, the following power-up and initialization procedure is recommended:

1. Apply power ( $\mathrm{V}_{\mathrm{CC}}$ and GND) and set RESET IN active (low). Allow sufficient time (approximately 30 ms if a crystal is used) for the oscillator and internal clocks to stabilize. RESET IN must remain low for at least 3t state (CLK) times. RESET OUT goes high as soon as the active RESET IN signal is clocked into the first flip-flop after the on-chip Schmitt trigger. RESET OUT signal is available to reset the peripherals.
2. Set RESET IN high. RESET OUT then goes low as the inactive RESET IN signal is clocked into the first flip-flop after the on-chip Schmitt trigger. Following this the CPU initiates the first opcode fetch cycle.
Note: The NSC800 initialization includes: Clear PC to $X^{\prime} 0000$ (the first opcode fetch, therefore, is from memory location X'0000). Clear registers I (Interrupt Vector Base) and R (Refresh Counter) to X'00. Clear interrupt control register bits IEA, IEB and IEC. The interrupt control bit IEI is set to 1 to maintain INS8080A/Z80A compatibility (see INTERRUPTS for more details). The CPU disables maskable interrupts and enters INTR Mode 0 . While RESET IN is active (low), the $A(8-15)$ and $A D(0-7)$ lines go to high impedance (TRI-STATE) and all CPU strobes go to the inactive state (see Figure 13).


TL/C/5171-21
FIGURE 12. Power-On Reset

### 9.4 POWER-SAVE FEATURE

The NSC800 provides a unique power-save mode by the means of the $\overline{\mathrm{PS}}$ pin. $\overline{\mathrm{PS}}$ input is sampled at the last t state of the last M cycle of an instruction. After recognizing an active (low) level on $\overline{\text { PS, The NSC800 stops its internal }}$ clocks, thereby reducing its power dissipation to one half of operating power, yet maintaining all register values and internal control status. The NSC800 keeps its oscillator running, and makes the CLK signal available to the system. When in power-save the ALE strobe will be stopped high and the address lines $[A D(0-7), A(8-15)]$ will indicate the next machine address. When $\overline{\text { PS returns high, the opcode }}$ fetch (or M1 cycle) of the CPU begins in a normal manner. Note this M1 cycle could also be an interrupt acknowledge cycle if the NSC800 was interrupted simultaneously with PS (i.e. $\overline{\mathrm{PS}}$ has priority over a simultaneously occurring interrupt). However, interrupts are not accepted during power save. Figure 14 illustrates the power save timing.


### 9.0 Timing and Control (Continued)



FIGURE 14. NSC800 Power-Save

*S0, S1 during $\overline{\mathrm{BREQ}}$ will indicate same machine cycle as during the cycle when $\overline{\mathrm{BREQ}}$ was accepted.
$\mathrm{t}_{\mathrm{Z}}=$ time states during which bus and control signals are in high impedance mode.
FIGURE 15. Bus Acknowledge Cycle

In the event $\overline{\mathrm{BREQ}}$ is asserted (low) at the end of an instruction cycle and $\overline{\mathrm{PS}}$ is active simultaneously, the following occurs:

1. The NSC800 will go into $\overline{B A C K}$ cycle.
2. Upon completion of $\overline{\mathrm{BACK}}$ cycle if $\overline{\mathrm{PS}}$ is still active the CPU will go into power-save mode.

### 9.5 BUS ACCESS CONTROL

Figure 15 illustrates bus access control in the NSC800. The external device controller produces an active $\overline{\mathrm{BREQ}}$ signal that requests the bus. When the CPU responds with BACK then the bus and related control strobes go to high impedance (TRI-STATE) and the RFSH signal remains high. It should be noted that (1) $\overline{B R E Q}$ is sampled at the last $t$ state of any M machine cycle only. (2) The NSC800 will not acknowledge any interrupt/restart requests, and will not peform any dynamic RAM refresh functions until after BREQ input signal is inactive high. (3) $\overline{\mathrm{BREQ}}$ signal has priority over all interrupt request signals, should BREQ and interrupt request become active simultaneously. Therefore, interrupts latched at the end of the instruction cycle will be serviced after a simultaneously occurring $\overline{\mathrm{BREQ}}$. $\overline{\mathrm{NMI}}$ is latched during an active $\overline{\mathrm{BREQ}}$.

### 9.6 INTERRUPT CONTROL

The NSC800 has five interrupt/restart inputs, four are maskable ( $\overline{\text { RSTA }}, \overline{\text { RSTB }}, \overline{\mathrm{RSTC}}$, and $\overline{\mathrm{INTR}}$ ) and one is non-maskable ( $\overline{\mathrm{NMI})}$. $\overline{\mathrm{NMI}}$ has the highest priority of all interrupts; the user cannot disable $\overline{\mathrm{NMI}}$. After recognizing an active input on $\overline{\mathrm{NMI}}$, the CPU stops before the next instruction, pushes the PC onto the stack, and jumps to address X'0066, where the user's interrupt service routine is located (i.e., restart to memory location $\mathrm{X}^{\prime} 0066$ ). $\overline{\mathrm{NMI}}$ is intended for interrupts requiring immediate attention, such as power-down, control panel, etc.
$\overline{\text { RSTA }}, \overline{\text { RSTB }}$ and $\overline{\text { RSTC }}$ are restart inputs, which, if enabled, execute a restart to memory location X'003C, X'0034, and $X{ }^{\prime} 002 \mathrm{C}$, respectively. Note that the CPU response to the $\overline{\mathrm{NMI}}$ and $\overline{\mathrm{RST}}(\overline{\mathrm{A}}, \overline{\mathrm{B}}, \overline{\mathrm{C}})$ request input is basically identical, except for the restored memory location. Unlike $\overline{\mathrm{NMI}}$, however, restart request inputs must be enabled.
Figure 16 illustrates $\overline{\mathrm{NMI}}$ and $\overline{\mathrm{RST}}$ interrupt machine cycles. M1 cycle will be a dummy opcode fetch cycle followed by M2 and M3 which are stack push operations. The following instruction then starts from the interrupts restart location.
Note: $\overline{\mathrm{RD}}$ does not go low during this dummy opcode fetch. A unique indication of INTA can be decoded using 2 ALEs and $\overline{\mathrm{RD}}$.

### 9.0 Timing and Control (Continued)



TL/C/5171-24
Note 1: This is the only machine cycle that does not have an $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}$, or $\overline{\mathrm{INTA}}$ strobe but will accept a wait strobe.

## FIGURE 16. Non-Maskable and Restart Interrupt Machine Cycle

The NSC800 also provides one more general purpose interrupt request input, INTR. When enabled, the CPU responds to INTR in one of the three modes defined by instruction IM0, IM1, and IM2 for modes 0 , 1, and 2 , respectively. Following reset, the CPU automatically enables mode 0.
Interrupt ( $\overline{\mathbf{N N T R}}$ ) Mode 0: The CPU responds to an interrupt request by providing an INTA (interrupt acknowledge) strobe, which can be used to gate an instruction from a peripheral onto the data bus. The CPU inserts two wait states during the first INTA cycle to allow the interrupting device (or its controller) ample time to gate the instruction and determine external priorities (Figure 18). This can be any instruction from one to four bytes. The most popular instruction is one-byte call (restart instruction) or a threebyte call (CALL NN instruction). If it is a three-byte call, the CPU issues a total of three INTA strobes. The last two (which do not include wait states) read NN.
Note: If the instruction stored in the ICU doesn't require the PC to be pushed onto the stack (eq. JP nn), then the PC will not be pushed.
Interrupt (INTR) Mode 1: Similar to restart interrupts except the restart location is X'0038 (Figure 18 ).
Interrupt (INTR) Mode 2: With this mode, the programmer maintains a table that contains the 16 -bit starting address of every interrupt service routine. This table can be located anywhere in memory. When the CPU accepts a Mode 2 interrupt (Figure 17), it forms a 16-bit pointer to obtain the desired interrupt service routine starting address from the table. The upper 8 bits of this pointer are from the contents of the I register. The lower 8 bits of the pointer are supplied by the interrupting device with the LSB forced to zero. The programmer must load the interrupt vector prior to the interrupt occurring. The CPU uses the pointer to get the two adjacent bytes from the interrupt service routine starting address table to complete 16 -bit service routine starting ad-
dress. The first byte of each entry in the table is the least significant (low-order) portion of the address. The programmer must obviously fill this table with the desired addresses before any interrupts are to be accepted.
Note that the programmer can change this table at any time to allow peripherals to be serviced by different service routines. Once the interrupting device supplies the lower portion of the pointer, the CPU automatically pushes the program counter onto the stack, obtains the starting address from the table and does a jump to this address.
The interrupts have fixed priorities built into the NSC800 as:

| $\overline{\text { NMI }}$ | 0066 | (Highest Priority) |
| :--- | :--- | :--- |
| $\overline{\text { RSTA }}$ | 003 C |  |
| $\overline{R S T B}$ | 0034 |  |
| $\overline{\text { RSTC }}$ | 002 C |  |
| $\overline{\text { INTR }}$ | 0038 | (Lowest Priority) |

Interrupt Enable, Interrupt Disable. The NSC800 has two types of interrupt inputs, a non-maskable interrupt and four software maskable interrupts. The non-maskable interrupt (NMI) cannot be disabled by the programmer and will be accepted whenever a peripheral device requests an interrupt. The $\overline{\mathrm{NMI}}$ is usually reserved for important functions that must be serviced when they occur, such as imminent power failure. The programmer can selectively enable or disable maskable interrupts ( $\overline{\mathrm{INT}}, \overline{\mathrm{RSTA}}, \overline{\mathrm{RSTB}}$ and $\overline{\mathrm{RSTC}}$ ). This selectivity allows the programmer to disable the maskable interrupts during periods when timing constraints don't allow program interruption.
There are two interrupt enable flip-flops ( $\mathrm{IFF}_{1}$ and $\mathrm{IFF}_{2}$ ) on the NSC800. Two instructions control these flip-flops. Enable Interrupt (El) and Disable Interrupt (DI). The state of $\mathrm{IFF}_{1}$ determines the enabling or disabling of the maskable interrupts, while $\mathrm{IFF}_{2}$ is used as a temporary storage location for the state of $\mathrm{IFF}_{1}$.

### 9.0 Timing and Control (Continued)

A reset to the CPU will force both $\mathrm{IFF}_{1}$ and $\mathrm{IFF}_{2}$ to the reset state disabling maskable interrupts. They can be enabled by an El instruction at any time by the programmer. When an El instruction is executed, any pending interrupt requests will not be accepted until after the instruction following El has been executed. This single instruction delay is necessary in situations where the following instruction is a return instruction and interrupts must not be allowed until the return has been completed. The El instruction sets both $\mathrm{IFF}_{1}$ and $\mathrm{IFF}_{2}$
to the enable state. When the CPU accepts an interrupt, both $\mathrm{IFF}_{1}$ and $\mathrm{IFF}_{2}$ are automatically reset, inhibiting further interrupts until the programmer wishes to issue a new El instruction. Note that for all the previous cases, $\mathrm{IFF}_{1}$ and $\mathrm{IFF}_{2}$ are always equal.
The function of $\mathrm{IFF}_{2}$ is to retain the status of $\mathrm{IFF}_{1}$ when a non-maskable interrupt occurs. When a non-maskable interrupt is accepted, $\mathrm{IFF}_{1}$ is reset to prevent further interrupts until reenabled by the programmer. Thus, after a non-maskable interrupt has been accepted, maskable interrupts are disabled but the previous state of $\mathrm{IFF}_{1}$ is saved by $\mathrm{IFF}_{2}$


FIGURE 17. Interrupt Mode 2
9.0 Timing and Control (Continued)


### 9.0 Timing and Control (Continued)

so that the complete state of the CPU just prior to the nonmaskable interrupt may be restored. The method of restoring the status of IFF $_{1}$ is through the execution of a Return Non-Maskable Interrupt (RETN) instruction. Since this instruction indicates that the non-maskable interrupt service routine is completed, the contents of $\mathrm{IFF}_{2}$ are now copied back into $\mathrm{IFF}_{1}$, so that the status of $\mathrm{IFF}_{1}$ just prior to the acceptance of the non-maskable interrupt will be automatically restored.
Figure 19 depicts the status of the flip flops during a sample series of interrupt instructions.
Interrupt Control Register. The interrupt control register (ICR) is a 4-bit, write only register that provides the programmer with a second level of maskable control over the four maskable interrupt inputs.
The ICR is internal to the NSC800 CPU, but is addressed through the I/O space at I/O address port X'BB. Each bit in the register controls a mask bit dedicated to each maskable interrupt, $\overline{\mathrm{RSTA}}, \overline{\mathrm{RSTB}}, \overline{\mathrm{RSTC}}$ and $\overline{\text { INTR. For an interrupt }}$ request to be accepted on any of these inputs, the corresponding mask bit in the ICR must be set ( $=1$ ) and IFF ${ }_{1}$ and $\mathrm{IFF}_{2}$ must be set. This provides the programmer with control over individual interrupt inputs rather than just a system wide enable or disable.


TL/C/5171-26

| Bit | Name | Function |
| :---: | :---: | :---: |
| 0 | IEI | Interrupt Enable for INTR |
| 1 | IEC | Interrupt Enable for $\overline{\text { RSTC }}$ |
| 2 | IEB | Interrupt Enable for $\overline{\text { RSTB }}$ |
| 3 | IEA | Interrupt Enable for $\overline{\text { RSTA }}$ |

For example: In order to enable RSTB, CPU interrupts must be enabled and IEB must be set.
At reset, IEI bit is set and other mask bits IEA, IEB, IEC are cleared. This maintains the software compatibility between NSC800 and Z80A.
Execution of an I/O block move instruction will not affect the state of the interrupt control bits. The only two instructions that will modify this write only register are OUT (C), $r$ and OUT (N), A.

| Operation <br> Initialize | IFF $_{1}$ | IFF $_{2}$ | Comment |
| :---: | :---: | :---: | :---: | :--- |
| - |  |  |  |

FIGURE 19. $\mathrm{IFF}_{1}$ and $\mathrm{IFF}_{2}$ States Immediately after the Operation has been Completed

## NSC800 SOFTWARE

### 10.0 Introduction

This chapter provides the reader with a detailed description of the NSC800 software. Each NSC800 instruction is described in terms of opcode, function, flags affected, timing, and addressing mode.

### 11.0 Addressing Modes

The following sections describe the addressing modes supported by the NSC800. Note that particular addressing modes are often restricted to certain types of instructions. Examples of instructions used in the particular addressing modes follow each mode description.
The 10 addressing modes and 158 instructions provide a flexible and powerful instruction set.

### 11.1 REGISTER

The most basic addressing mode is that which addresses data in the various CPU registers. In these cases, bits in the opcode select specific registers that are to be addressed by the instruction.
Example:
Instruction: Load register B from register C
Mnemonic: LD B,C
Opcode:


In this instruction, both the $B$ and $C$ registers are addressed by opcode bits.

### 11.2 IMPLIED

The implied addressing mode is an extension to the register addressing mode. In this mode, a specific register, the accumulator, is used in the execution of the instruction. In particular, arithmetic operations employ implied addressing, since the A register is assumed to be the destination register for the result without being specifically referenced in the opcode.

## Example:

Instruction: Subtract the contents of register $D$ from the Accumulator (A register)
Mnemonic: SUB D
Opcode:


In this instruction, the D register is addressed with register addressing, while the use of the A register is implied by the opcode.
11.3 IMMEDIATE

The most straightforward way of introducing data to the CPU registers is via immediate addressing, where the data is contained in an additional byte of multi-byte instructions. Example:
Instruction: Load the E register with the constant value X'7C.
Mnemonic: LD E,X’7C
Opcode:


In this instruction, the E register is addressed with register addressing, while the constant $X^{\prime} 7 \mathrm{C}$ is immediate data in the second byte of the instruction.

### 11.4 IMMEDIATE EXTENDED

As immediate addressing allows 8 bits of data to be supplied by the operand, immediate extended addressing allows 16 bits of data to be supplied by the operand. These are in two additional bytes of the instruction.
Example:
Instruction: Load the 16-bit IX register with the constant value $X^{\prime} A B C D$.
Mnemonic: LD IX, X'ABCD
Opcode:


TL/C/5171-53
In this instruction, register addressing selects the IX register, while the 16 -bit quanity $X^{\prime} A B C D$ is immediate data supplied as immediate extended format.

### 11.0 Addressing Modes (Continued)

### 11.5 DIRECT ADDRESSING

Direct addressing is the most straightforward way of addressing supplies a location in the memory space. Direct addressing, 16-bits of memory address information in two bytes of data as part of the instruction. The memory address could be either data, source of destination, or a location for program execution, as in program control instructions.
Example:
Instruction: Jump to location X'0377
Mnemonic: JP X’0377
Opcode:

| $1,1,0,0,0,0,1,1$ | -Defines jump opcode |
| :---: | :---: |
| $0,1,1,1,0,1,1,1$ | -Constant X'0377 |
| $0,0,0,0,0,0,1,1$ |  |

This instruction loads the Program Counter (PC) is loaded with the constant in the second and third bytes of the instruction. The program counter contents are transferred via direct addressing.

### 11.6 REGISTER INDIRECT

Next to direct addressing, register indirect addressing provides the second most straightforward means of addressing memory. In register indirect addressing, a specified register pair contains the address of the desired memory location. The instruction references the register pair and the register contents define the memory location of the operand.

## Example:

Instruction: Add the contents of memory location X'0254 to the A register. The HL register contains X'0254.
Mnemonic: ADD A,(HL)
Opcode
$1,0,0,0,0,1,1,0$
This instruction uses implied addressing of the A and HL registers and register indirect addressing to access the data pointed to by the HL register.

### 11.7 INDEXED

The most flexible mode of memory addressing is the indexed mode. This is similar to the register indirect mode of addressing because one of the two index registers (IX or IY) contains the base memory address. In addition, a byte of data included in the instruction acts as a displacement to the address in the index register.

Indexed addressing is particularly useful in dealing with lists of data.
Example:
Instruction: Increment the data in memory location $X^{\prime} 1020$.
The IY register contains X'1000.
Mnemonic: INC (IY + X'20)
Opcode:


The indexed addressing mode uses the contents of index registers IX or IY along with the displacement to form a pointer to memory.
11.8 RELATIVE

Certain instructions allow memory locations to be addressed as a position relative to the PC register. These instructions allow jumps to memory locations which are offsets around the program counter. The offset, together with the current program location, is determined through a displacement byte included in the instruction. The formation of this displacement byte is explained more fully in the "Instructions Set" section.
Example:
Instruction: Jump to a memory location 7 bytes beyond the current location.

Mnemonic: JR \$+7
Opcode:


The program will continue at a location seven locations past the current PC .

### 11.0 Addressing Modes (Continued)

### 11.9 MODIFIED PAGE ZERO

A subset of NSC800 instructions (the Restart instructions) provides a code-efficient single-byte instruction that allows CALLs to be performed to any one of eight dedicated locations in page zero (locations X'0000 to X'00FF). Normally, a CALL is a 3 -byte instruction employing direct memory addressing.
Example:
Instruction: Perform a restart call to location X'0028.
Mnemonic: RST X'28
Opcode:


| 1,1 | $1,0,1$ | $1,1,1$ |
| :--- | :--- | :--- | :--- | :--- | :--- |



| p | 00 H | 08 H | 10 H | 18 H | 20 H | 28 H | 30 H | 38 H |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| t | 000 | 001 | 010 | 011 | 100 | 101 | 110 | 111 |

Program execution continues at location X'0028 after execution of a single-byte call employing modified page zero addressing.
11.10 BIT

The NSC800 allows setting, resetting, and testing of individual bits in registers and memory data bytes.
Example:
Operation: Set bit 2 in the L register
Mnemonic: SET 2,L
Opcode:
$1,1,0,0,1,0,1,1$-Defines set bit opcode

| 1,1 | $0,1,0$ | $1,0,1$ |
| :--- | :--- | :--- | :--- |

L Selects $L$ register Selects bit 2 of selected byte TL/C/5171-56
Bit addressing allows the selection of bit 2 in the $L$ register selected by register addressing.

### 12.0 Instruction Set

This section details the entire NSC800 instruction set in terms of

- Opcode
- Instruction
- Function
- Timing
- Addressing Mode

The instructions are grouped in order under the following functional headings:

- 8-Bit Loads
- 16-Bit Loads
- 8-Bit Arithmetic
- 16-Bit Arithmetic
- Bit Set, Reset, and Test
- Rotate and Shift
- Exchanges
- Memory Block Moves and Searches
- Input/Output
- CPU Control
- Program Control
12.1 Instruction Set Index

| Alphabetical Assembly Mnemonic | Operation | Page |
| :---: | :---: | :---: |
| ADC A, $\mathrm{m}_{1}$ | Add, with carry, memory location contents to Accumulator | 40 |
| ADC A,n | Add, with carry, immediate data n to Accumulator | 38 |
| ADC A,r | Add, with carry, register r contents to Accumulator | 36 |
| ADC HL,pp | Add, with carry, register pair pp to HL | 43 |
| ADD A, $\mathrm{m}_{1}$ | Add memory location contents to Accumulator | 40 |
| ADD A,n | Add immediate data n to Accumulator | 38 |
| ADD A,r | Add register r contents to Accumulator | 36 |
| ADD HL,pp | Add register pair pp to HL | 43 |
| ADD IX,pp | Add register pair pp to IX | 43 |
| ADD IY,pp | Add register pair pp to IY | 43 |
| ADD ss,pp | Add register pair pp to contents of register pair ss | 43 |
| AND $\mathrm{m}_{1}$ | Logical 'AND' memory contents to Accumulator | 41 |
| AND n | Logical 'AND' immediate data to Accumulator | 39 |
| AND r | Logical 'AND' register r contents to Accumulator | 36 |
| BIT b, m ${ }_{1}$ | Test bit b of location $\mathrm{m}_{1}$ | 45 |
| BIT b,r | Test bit b of register r | 44 |
| CALL cc,nn | Call subroutine at location nn if condition cc is true | 56 |
| CALL nn | Unconditional call to subroutine at location nn | 56 |
| CCF | Complement carry flag | 38 |
| CP m ${ }_{1}$ | Compare memory contents with Accumulator | 42 |
| CP $n$ | Compare immediate data n with Accumulator | 40 |
| CPr | Compare register $r$ to contents with Accumulator | 37 |
| CPD | Compare location (HL) and Accumulator, decrement HL and BC | 50 |
| CPDR | Compare location (HL) and Accumulator, decrement HL and BC ; repeat until $B C=0$ | 51 |
| CPI | Compare location (HL) and Accumulator, increment HL, decrement BC | 50 |
| CPIR | Compare location (HL) and Accumulator, increment HL, decrement BC; repeat until $\mathrm{BC}=0$ | 51 |
| CPL | Complement Accumulator (1's complement) | 37 |
| DAA | Decimal adjust Accumulator | 38 |
| DEC $\mathrm{m}_{1}$ | Decrement data in memory location $\mathrm{m}_{1}$ | 42 |
| DEC r | Decrement register $r$ contents | 37 |
| DEC rr | Decrement register pair rr contents | 44 |

### 12.1 Instruction Set Index (Continued)

| Alphabetical Assembly Mnemonic | Operation | Page |
| :---: | :---: | :---: |
| DI | Disable interrupts | 54 |
| DJNZ, d | Decrement $B$ and jump relative $B \neq 0$ | 56 |
| El | Enable interrupts | 54 |
| EX (SP),ss | Exchange the location (SP) with register ss | 50 |
| EX AF,A'F' | Exchange the contents of AF and A'F' | 49 |
| EX DE,HL | Exchange the contents of DE and HL | 49 |
| EXX | Exchange the contents of $B C, D E$ and $H L$ with the contents of B'C, D'E' and H'L', respectively | 50 |
| HALT | Halt (wait for interrupt or reset) | 54 |
| IM 0 | Set interrupt mode 0 | 54 |
| IM 1 | Set interrupt mode 1 | 55 |
| IM 2 | Set interrupt mode 2 | 55 |
| IN A, (n) | Load Accumulator with input from device ( n ) | 52 |
| INr , (C) | Load register $r$ with input from device (C) | 52 |
| INC m ${ }_{1}$ | Increment data in memory location $\mathrm{m}_{1}$ | 42 |
| INC r | Increment register r | 37 |
| INC rr | Increment contents of register pair rr | 43 |
| IND | Load location (HL) with input from port (C), decrement HL and B | 52 |
| INDR | Load location (HL) with input from port (C), decrement HL and B; repeat until B $=0$ | 54 |
| INI | Load location (HL) with input from port (C), increment HL, decrement B | 52 |
| INIR | Load location (HL) with input from port (C), increment HL , decrement B ; repeat until $B=0$ | 53 |
| JP cc,nn | Jump to location nn, if condition cc is true | 55 |
| JP nn | Unconditional jump to location nn | 55 |
| JP (ss) | Unconditional jump to location (ss) | 55 |
| JR d | Unconditional jump relative to PC +d | 55 |
| JR kk, d | Jump relative to PC + d, if kk true | 55 |
| LD A, I | Load Accumulator with register I contents | 32 |
| LD A, $\mathrm{m}_{2}$ | Load Accumulator from location $\mathrm{m}_{2}$ | 33 |
| LD A,R | Load Accumulator with register R contents | 32 |
| LD I,A | Load register I with Accumulator contents | 32 |
| LD m $\mathrm{m}_{1} \mathrm{n}$ | Load memory with immediate data n | 33 |
| LD mi,r | Load memory from register r | 32 |
| LD me, A | Load memory from Accumulator | 33 |
| LD ( nn ), rr | Load memory location nn with register pair rr | 34 |
| LD r, m ${ }_{1}$ | Load register r from memory | 33 |
| LD r,n | Load register with immediate data $n$ | 32 |
| LD R,A | Load register R from Accumulator | 32 |
| LD $r_{\text {d }}, \mathrm{r}_{\mathrm{s}}$ | Load destination register $r_{d}$ from source register $r_{\text {s }}$ | 32 |
| LD rr,(nn) | Load register pair rr from memory location nn | 35 |
| LD rr,nn | Load register pair rr with immediate data nn | 34 |
| LD SP,ss | Load SP from register pair ss | 34 |
| LDD | Load location (DE) with location (HL), decrement DE, HL and BC | 50 |
| LDDR | Load location (DE) with location (HL), decrement DE, HL and BC ; repeat until $\mathrm{BC}=0$ | 51 |
| LDI | Load location (DE) with location (HL), increment DE and HL, decrement BC | 50 |
| LDIR | Load location (DE) with location (HL), increment DE and HL, decrement BC; repeat until $B C=0$ | 51 |
| NEG | Negate Accumulator (2's complement) | 38 |
| NOP | No operation | 54 |

### 12.1 Instruction Set Index (Continued)

| Alphabetical Assembly Mnemonic | Operation | Page |
| :---: | :---: | :---: |
| OR m $\mathrm{m}_{1}$ | Logical 'OR' of memory location contents and accumulator | 41 |
| OR n | Logical 'OR' of immediate data n and Accumulator | 39 |
| OR r | Logical 'OR' of register r and Accumulator | 37 |
| OTDR | Load output port (C) with location (HL), decrement HL and B; repeat until B $=0$ | 54 |
| OTIR | Load output port $(\mathrm{C})$ with location $(\mathrm{HL})$, increment HL , decrement B ; repeat until $\mathrm{B}=0$ | 53 |
| OUT (C), r | Load output port (C) with register r | 52 |
| OUT (n), A | Load output port ( n ) with Accumulator | 53 |
| OUTD | Load output port (C) with location (HL), decrement HL and B | 53 |
| OUTI | Load output port (C) with location (HL), increment HL, decrement B | 52 |
| POP qq | Load register pair qq with top of stack | 35 |
| PUSH qq | Load top of stack with register pair qq | 35 |
| RES $\mathrm{b}, \mathrm{m}_{1}$ | Reset bit b of memory location $\mathrm{m}_{1}$ | 44 |
| RES b,r | Reset bit b of register r | 44 |
| RET | Unconditional return from subroutine | 56 |
| RET cc | Return from subroutine, if cc true | 56 |
| RETI | Unconditional return from interrupt | 56 |
| RETN | Unconditional return from non-maskable interrupt | 57 |
| RL m ${ }_{1}$ | Rotate memory contents left through carry | 47 |
| RL r | Rotate register r left through carry | 45 |
| RLA | Rotate Accumulator left through carry | 45 |
| RLC $\mathrm{m}_{1}$ | Rotate memory contents left circular | 47 |
| RLC r | Rotate register r left circular | 45 |
| RLCA | Rotate Accumulator left circular | 45 |
| RLD | Rotate digit left and right between Accumulator and memory (HL) | 49 |
| RR $\mathrm{m}_{1}$ | Rotate memory contents right through carry | 48 |
| RR r | Rotate register r right through carry | 46 |
| RRA | Rotate Accumulator right through carry | 48 |
| RRC $\mathrm{m}_{1}$ | Rotate memory contents right circular | 47 |
| RRC r | Rotate register r right circular | 45 |
| RRCA | Rotate Accumulator right circular | 46 |
| RRD | Rotate digit right and left between Accumulator and memory (HL) | 49 |
| RST P | Restart to location $P$ | 57 |
| SBC A, $\mathrm{m}_{1}$ | Subtract, with carry, memory contents from Accumulator | 41 |
| SBC A,n | Subtract, with carry, immediate data n from Accumulator | 39 |
| SBC A,r | Subtract, with carry, register r from Accumulator | 36 |
| SBC HL, pp | Subtract, with carry, register pair pp from HL | 43 |
| SCF | Set carry flag | 38 |
| SET b, m 1 | Set bit b in memory location $\mathrm{m}_{1}$ contents | 44 |
| SET b,r | Set bit b in register r | 44 |
| SLA m ${ }_{1}$ | Shift memory contents left, arithmetic | 48 |
| SLA r | Shift register r left, arithmetic | 46 |
| SRA $\mathrm{m}_{1}$ | Shift memory contents right, arithmetic | 48 |
| SRA r | Shift register r right, arithmetic | 46 |
| SRL $\mathrm{m}_{1}$ | Shift memory contents right, logical | 48 |
| SRL $r$ | Shift register r right, logical | 46 |
| SUB $\mathrm{m}_{1}$ | Subtract memory contents from Accumulator | 40 |
| SUB $n$ | Subtract immediate data n from Accumulator | 39 |
| SUBr | Subtract register r from Accumulator | 36 |
| XOR $\mathrm{m}_{1}$ | Exclusive 'OR' memory contents and Accumulator | 42 |
| XOR n | Exclusive 'OR' immediate data n and Accumulator | 39 |
| XOR r | Exclusive 'OR' register r and Accumulator | 37 |

### 12.0 Instruction Set (Continued)

### 12.2 INSTRUCTION SET MNEMONIC NOTATION

In the following instruction set listing, the notations used are shown below.
b: Designates one bit in a register or memory location. Bit address mode uses this indicator.
cc: Designates condition codes used in conditional Jumps, Calls, and Return instruction; may be:
NZ $=$ Non-Zero (Z flag $=0$ )
$Z=$ Zero (Z flag=1)
$N C=$ Non-Carry $(C$ flag $=0)$
$C=\operatorname{Carry}(C$ flag $=1)$
$\mathrm{PO}=$ Parity Odd or No Overflow $(\mathrm{P} / \mathrm{V}=0)$
$\mathrm{PE}=$ Parity Even or Overflow $(\mathrm{P} / \mathrm{V}=1)$
$P=$ Positive $(S=0)$
$M=$ Negative $(S=1)$
d : Designates an 8-bit signed complement displacement. Relative or indexed address modes use this indicator.
kk: Subset of cc condition codes used in conjunction with conditional relative jumps; may be NZ, Z, NC or C.
$m_{1}$ : Designates $(H L)$, $(I X+d)$ or $(I Y+d)$. Register indirect or indexed address modes use this indicator.
$m_{2}$ : Designates (BC), (DE) or (nn). Register indirect or direct address modes use this indicator.
n : Any 8-bit binary number.
nn: Any 16-bit binary number.
p : Designates restart vectors and may be the hex values $0,8,10,18,20,28,30$ or 38 . Restart instructions employing the modified page zero addressing mode use this indicator.
pp: Designates the BC, DE, SP or any 16-bit register used as a destination operand in 16-bit arithmetic operations employing the register address mode.
qq: Designates $B C, D E, H L, A, F, I X$, or IY during operations employing register address mode.
r: Designates A, B, C, D, E, H or L. Register addressing modes use this indicator.
rr: Designates BC, DE, HL, SP, IX or IY. Register addressing modes use this indicator.
ss: Designates HL, IX or IY. Register addressing modes use this indicator.
$X_{L}$ : Subscript $L$ indicates the lower-order byte of a 16-bit register.
$\mathrm{X}_{\mathrm{H}}$ : Subscript H indicates the high-order byte of a 16-bit register.
( ): parentheses indicate the contents are considered a pointer address to a memory or I/O location.

| 12.3 ASSEMBLED OBJECT CODE NOTATION |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Register Codes: |  |  |  |  |  |
| r | Register | rp | Register | rs | Register |
| 000 | B | 00 | BC | 00 | BC |
| 001 | C | 01 | DE | 01 | DE |
| 010 | D | 10 | HL | 10 | HL |
| 011 | E | 11 | SP | 11 | AF |
|  |  |  |  |  |  |
| 100 | H | pp | Register | qq | Register |
| 101 | L | 00 | BC | 00 | BC |
| 111 | A | 01 | DE | 01 | DE |
|  |  | 10 | IX | 10 | HL |
|  |  | 11 | SP | 11 | AF |


| Conditions Codes: <br> cc | Mnemonic | True Flag Condition |
| :---: | :---: | :---: |
| 000 | NZ | $\mathrm{Z}=0$ |
| 001 | Z | $\mathrm{Z}=1$ |
| 010 | NC | $\mathrm{C}=0$ |
| 011 | C | $\mathrm{C}=1$ |
| 100 | PO | $\mathrm{P} / \mathrm{V}=0$ |
| 101 | PE | $\mathrm{P} / \mathrm{V}=1$ |
| 110 | P | $\mathrm{S}=0$ |
| 111 | M | $\mathrm{S}=1$ |
| kk | Mnemonic | True Flag Condition |
| 00 | NZ | $\mathrm{Z}=0$ |
| 01 | Z | $\mathrm{Z}=1$ |
| 10 | NC | $\mathrm{C}=0$ |
| 11 | C | $\mathrm{C}=1$ |

Restart Addresses:

| $\mathbf{t}$ | $\mathbf{T}$ |
| :---: | :---: |
| 000 | $X^{\prime} 00$ |
| 001 | $X^{\prime} 08$ |
| 010 | $X^{\prime} 10$ |
| 011 | $X^{\prime} 18$ |
| 100 | $X^{\prime} 20$ |
| 101 | $X^{\prime} 28$ |
| 110 | $X^{\prime} 30$ |
| 111 | $X^{\prime} 38$ |

### 12.4 8-Bit Loads

 REGISTER TO REGISTERLD $\quad r_{d}, r_{s}$
Load register $r_{d}$ with $r_{s}$ :

| $\mathrm{r}_{\mathrm{d}} \leftarrow \mathrm{r}_{\text {s }}$ |  |  |  |  |  | ${ }_{0}^{\text {No flags affected }}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 76 | 5 | 4 | 3 | 2 | 1 |  |  |
| 0,1 |  | $\mathrm{r}_{\mathrm{d}}$ |  |  | $\mathrm{r}_{\text {s }}$ |  |  |
| Timing: |  |  |  |  |  |  | M cycles - 1 |
|  |  |  |  |  |  |  | states - 4 |
| Addressing Mode: |  |  |  |  |  |  | Register |

LD A, I
Load Accumulator with the contents of the I register.

| $\mathrm{A} \leftarrow 1$ | S: Set if negative result |
| :--- | :--- |
|  | Z: Set if zero result |
|  | H: Reset |

P/V: Set according to $\mathrm{IFF}_{2}$ (zero if interrupt occurs during operation)

## N : Reset

C: Not affected

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 |

$0,1,0,1,0,1,1,1$

| Timing: | M cycles -2 |
| :--- | :--- |
|  | T states $-9(4,5)$ |
| Addressing Mode: | Register |

Addressing Mode: Register
LD I, A
Load Interrupt vector register (I) with the contents of A.
$1 \leftarrow A \quad$ No flags affected
$\begin{array}{llllllll}7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$
$1,1,1,0,1,1,0,1$
$0,1,0,0,0,1,1,1$

| Timing: | M cycles - 2 |
| :--- | :--- |
|  | T states - 9 (4, 5) |
| Addressing Mode: | Register |

Addressing Mode: Register
LD A, R
Load Accumulator with contents of $R$ register.

$A \leftarrow R \quad$| S: Set if negative result |
| :--- |
|  |
|  |
|  |
|  |
|  |
|  |
| H: Set if zero result |

$\mathrm{P} / \mathrm{V}$ : Set according to $\mathrm{IFF}_{2}$ (zero if interrupt occurs during operation)
N : Reset
C: Not affected

| 7 | 6 | 5 | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 |


| $0,1,0,1,1,1,1,1$ |  |  |
| :--- | :--- | :--- |
| Timing: |  | M cycles -2 |
|  | T states $-9(4,5)$ |  |
| Addressing Mode: | Register |  |

LD R, A
Load Refresh register (R) with contents of the Accumulator.
$R \leftarrow A \quad$ No flags affected

| 7 | 6 | 5 | 4 | 3 | 2 | $\mathbf{1}$ | $\mathbf{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 |
| 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 |


| Timing: | $M$ cycles -2 |
| :--- | :--- |
|  | $T$ states $-9(4,5)$ |
| Addressing Mode: | Register |

LD r, n
Load register $r$ with immediate data $n$.
$r \leftarrow n \quad$ No flags affected

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 |  | $r$ |  | 1 | 1 | 0 |

n
Timing: $\quad M$ cycles - 2

$$
\text { T states - } 7(4,3)
$$

Addressing Mode: Source - Immediate
Destination — Register

## REGISTER TO MEMORY

LD $\quad m_{1}, r$
Load memory from reigster $r$.


### 12.4 8-Bit Loads (Continued)

## LD $\quad m_{2}, A$

Load memory from the Accumulator.


| $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 |



Timing: $\quad M$ cycles -4
T states - 3 (4, 3, 3, 3)
Addressing Mode: $\quad$ Source - Register (Implied) Destination - Direct

## LD $\quad m_{1}, \mathrm{n}$

Load memory with immediate data.
$\mathrm{m}_{1} \leftarrow \mathrm{n}$
No flags affected

| $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 |



Timing: $\quad \mathrm{M}$ cycles-3
T states-10 (4, 3, 3)
Addressing Mode:
Source-Immediate Destination-Register Indirect

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |

LD (IX +d$), \mathrm{n}\left(\right.$ for $\left.\mathrm{N}_{\mathrm{X}}=0\right)$
$L D(I Y+d), n\left(\right.$ for $\left.N_{X}=1\right)$
$0,0,1,1,0,1,1,0$


Timing:
M cycles-5
T states-19 (4, 4, 3, 5, 3)
Addressing Mode: Source—Immediate
Destination—Indexed

MEMORY TO REGISTER
LD $\quad \mathbf{r}, \mathrm{m}_{1}$
Load register $r$ from memory location $m_{1}$.
$r \leftarrow m_{1} \quad$ No flags affected

T states-7 $(4,3)$
Addressing Mode: Source—Register Indirect
Destination-Register

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | $N_{X}$ | 1 | 1 | 1 | 0 | 1 |

LD r, (IX + d) (for $\mathrm{N}_{\mathrm{X}}=0$ ) LD r, (IY + d) (for $\mathrm{N}_{\mathrm{X}}=1$ )

| 0,1 | $r$ | $1,1,0$ |
| :--- | :--- | :--- |

d

| Timing: | M cycles—5 |
| :--- | :--- |
|  | T states—19 (4, 4, 3, 5, 3) |
| Addressing Mode: | Source—Indexed |
|  | Destination—Register |

LD A, $\mathrm{m}_{2}$
Load the Accumulator from memory location $\mathrm{m}_{2}$.
$A \leftarrow m_{2} \quad$ No flags affected

| 7 | 6 | 5 | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 |

$0,0,0,1,1,0,1,0$ LD A, (DE)
Timing: $\quad \mathrm{M}$ cycles-2
T states-7 $(4,3)$
Addressing Mode: Source—Register Indirect Destination—Register (Implied)

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 |


| n (low-order byte) |  |
| :---: | :---: |
| n (high-order byte) |  |
| Timing: | M cycles-4 |
|  | T states-13 (4, 3, 3, 3) |
| Addressing Mode: | Source-Immediate Extended |
|  | Destination-Register (Implied) |

### 12.5 16-Bit Loads

## REGISTER TO REGISTER

LD rr, nn
Load 16-bit register pair with immediate data.

|  |  |  |  |  |  | No flags affected |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 54 |  | 21 | 0 | LD BC, nn |
|  |  | rp |  | $0 \quad 0$ | LD DE, nn LD HL, nn |  |
|  |  |  |  |  |  |  |
| n (low-order byte) |  |  |  |  | LD SP, nn |  |
| n (high-order byte) |  |  |  |  |  |  |
| Timing: |  |  |  |  | M cycles-3 |  |
|  |  |  |  |  |  | states-10 (4, 3, 3) |
| Addressing Mode: |  |  |  |  |  | Source-Immediate Extended Destination-Register |
|  |  |  |  |  |  |  |  |  |
|  | 6 | 54 | 3 | 21 |  | $\begin{aligned} & \text { LD IX, nn (for } \left.N_{X}=0\right) \\ & \text { LD IY, nn (for } \left.N_{X}=1\right) \end{aligned}$ |
| $1,1, N_{X}, 1,1,1,0,1$ |  |  |  |  |  |  |
| $0,0,1,0,0,0,0,1$ |  |  |  |  |  |  |
| n (low-order byte) |  |  |  |  |  |  |
| n (high-order byte) |  |  |  |  |  |  |
| Timing: |  |  |  |  | M cycles-4 |  |
|  |  |  |  |  |  | states-14 (4, 4, 3, 3) |
| Addressing Mode: |  |  |  |  | Source-Immediate Extended |  |
|  |  |  |  |  |  | Destination—Register |

LD SP, ss
Load the SP from 16-bit register ss.
SP $\leftarrow$ ss No flags affected

| $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 |


| Timing: | M cycles-1 |
| :--- | :--- |
|  | $T$ states-6 |

Addressing Mode:
Source-Register
Destination—Register (Implied)

| 7 | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | $N_{X}$ | 1 | 1 | 1 | 0 | 1 |

LD SP, IX (for $\mathrm{N}_{\mathrm{X}}=0$ )
LD SP, IY (for $\mathrm{N}_{\mathrm{X}}=1$ )
$1,1,1,1,1,0,0,1$
Timing: $\quad \mathrm{M}$ cycles-2
T states-10 (4, 6)
Addressing Mode:
Source-Register Destination—Register (Implied)

## REGISTER TO MEMORY

LD ( nn ), rr
Load memory location $n n$ with contents of 16-bit register, rr.
$(\mathrm{nn}) \leftarrow \mathrm{rr}_{\mathrm{L}} \quad$ No flags affected
$(\mathrm{nn}+1) \leftarrow \mathrm{rr}_{\mathrm{H}}$


| Timing: | M cycles-5 |
| :--- | :--- |
|  | T states-16 (4, 3, 3, 3, 3) |

Addressing Mode: Source—Register
Destination—Direct


| n (low-order byte) |
| :---: |
| n (high-order byte) |


| n (high-order byte) |  |
| :--- | :--- |
| Timing: | M cycles-6 |
|  | T states-20 $(4,4,3,3,3,3)$ |
| Addressing Mode: | Source-Register <br>  |
|  | Destination-Direct |


| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 1 | $N_{X}$, | 1 | 1 | 1 | 0 | 1 | | 0 |  | LD (nn), IX (for $\left.N_{X}=0\right)$ |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 |

n (low-order byte)

| n (high-order byte) |  |
| :---: | :---: |
| Timing: | M cycles-6 |
|  | T states-20 (4, 4, 3, 3, 3, 3) |
| Addressing Mode: | Source-Register |
|  | Destination-Direct |




### 12.6 8-Bit Arithmetic (Continued)



OR r
Logically OR the contents of the r register and the Accumulator.

| $A \leftarrow A \vee r$ | S: Set if result is negative |
| :--- | :--- |
| Z: Set if result is zero |  |
| H: Reset |  |
| P/V: Set if result parity is even |  |
| N: Reset |  |
| C: Reset |  |

$\begin{array}{llllllll}7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$

| $1,0,1,1$, | 0 | $r$ |
| :--- | :--- | :--- | :--- | :--- | :--- |

Timing:
M cycles-1
T states-4
Addressing Mode: Source—Register
Destination—Implied
XOR r
Logically exclusively OR the contents of the $r$ register with the Accumulator.

| $A \leftarrow A \oplus r \quad$ | S: Set if result is negative |
| :---: | :---: |
| Z: Set if result is zero |  |
| H: Reset |  |
| P/V: Set if result parity is even |  |
| N: Reset |  |
| C: Reset |  |


| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 0 | 1 | 0 | 1 |  | $r$ |  |

Timing:
M cycles-1
T states-4
Addressing Mode: Source—Register
Destination—Implied
INC $r$
Increment register $r$.
$r \leftarrow r+1$
S : Set if result is negative
Z: Set if result is zero
H: Set if carry from bit 3
$P / V$ : Set only if $r$ was $X^{\prime} 7 F$ before operation
N : Reset
C: N/A

| 7 | 6 | 5 | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 |  | $\mathrm{r}_{1}$ |  | 1 | 0 | 0 |


| Timing: | M cycles—1 |
| :--- | :--- |
|  | T states—4 |
| Addressing Mode: | Source—Register |
|  | Destination-Register |

CP r
Compare the contents of register r with the Accumulator and set the flags accordingly.


DEC $\quad$ r
Decrement the contents of register $r$.
$r \leftarrow r-1$
S : Set if result is negative
Z: Set if result is zero
H : Set according to a borrow from bit 4
P/V: Set only if r was X'80 prior to operation

N : Set
C: N/A

| 7 | 6 | 5 | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 |  | r |  | 1 | 0 | 1 |

Timing
M cycles-1
T states-4
Addressing Mode:
Source-Register
Destination-Register
CPL
Complement the Accumulator (1's complement).
$\mathrm{A} \leftarrow \overline{\mathrm{A}}$
S: N/A
Z: N/A
H: Set
P/V: N/A
N : Set
C: N/A
12.6 8-Bit Arithmetic (Continued)

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 |


| Timing: | M cycles-1 |
| :--- | :--- |
|  | T states-4 |
| Addressing Mode: | Implied |

NEG
Negate the Accumulator (2's complement).

| $A \leftarrow 0-A$ | S: Set if result is negative |
| :--- | :--- |
| Z: Set if result is zero |  |
| H: Set according to borrow from |  |
| bit 4 |  |
| P/V: Set only if Accumulator was |  |
| X'80 prior to operation |  |
| N: Set |  |
| C: Set only if Accumulator was not |  |
| X'00 prior to operation |  | X'00 prior to operation


| $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 |

$0,1,0,0,0,1,0,0$

| Timing: | M cycles—2 |
| :--- | :--- |
|  | T states-8 (4, 4) |
| Addressing Mode: | Implied |

Addressing Mode: Implied
CCF
Complement the carry flag.
$\mathrm{CY} \leftarrow \overline{\mathrm{CY}} \quad \mathrm{S}: \mathrm{N} / \mathrm{A}$
Z: N/A
H: Previous carry
P/V: N/A
N : Reset
C: Complement of previous carry

| 7 | 6 | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 |


| Timing: | M cycles- |
| :--- | :--- |
|  | T states-4 |
| Addressing Mode: | Implied |

SCF
Set the carry flag.


DAA
Adjust the Accumulator for BCD addition and subtraction operations. To be executed after BCD data has been operated upon the standard binary ADD, ADC, INC, SUB, SBC, DEC or NEG instructions (see "Register Addressing Arithmetic" table).


## IMMEDIATELY ADDRESSED ARITHMETIC

ADD A, n
Add the immediate data $n$ to the Accumulator.


| n |
| :--- |

Timing: $\quad M$ cycles-2

Addressing Mode: Source—Immediate
Destination-Implied
ADC A, n
Add, with carry, the immediate data n and the Accumulator.

## $A \leftarrow A+n+C Y \quad$ S: Set if result is negative

Z: Set if result is zero
H: Set if carry from bit 3
P/V: Set if result exceeds 8-bit 2's complement range
N: Reset
C: Set according to carry from bit 7

### 12.6 8-Bit Arithmetic (Continued)



| n |  |
| :--- | :--- |
| Timing: | M cycles—2 |
|  | T states— $(4,3)$ |
| Addressing Mode: | Source—Immediate <br> Destination—Implied |
|  |  |

SUB $n$
Subtract the immediate data $n$ from the Accumulator.

| $A \leftarrow A-n$ |  |  |  |  |  | S : Set if result is negative <br> Z: Set if result is zero |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |
|  |  |  |  | H : Set if borrow from bit 4 |  |  |
|  |  |  |  | P/V: Set if result exceeds 8 -bit 2's |  |  |
|  |  |  |  | N : Set |  |  |
|  |  |  |  | C: Set according to borrow condition |  |  |
| 7 | 6 | 5 | 4 |  |  | 3 | 2 | 1 |  |
|  | 1 | , 0 | , 1 |  |  | 0 | 1 | 1 | , 0 |

n
Timing: $\quad \mathrm{M}$ cycles-2
T states-7 $(4,3)$
Addressing Mode:
Source-Immediate
Destination—Implied
SBC A, n
Subtract, with carry, the immediate data n from the Accumulator.

$$
\begin{aligned}
& A \leftarrow A-n-C Y \quad S \text { : Set if result is negative } \\
& \text { Z: Set if result is zero } \\
& \text { H: Set if borrow from bit } 4 \\
& \text { P/V: Set if result exceeds 8-bit 2's } \\
& \text { complement range } \\
& \mathrm{N} \text { : Set } \\
& \text { C: Set according to borrow } \\
& \text { condition } \\
& \begin{array}{llllllll}
7 & 6 & 5 & 4 & 3 & 2 & 1 & 0
\end{array} \\
& 1,1,0,1,1,1,1,0
\end{aligned}
$$

n

Timing: $\quad \mathrm{M}$ cycles-2
T states-7 $(4,3)$
Addressing Mode: Source—Immediate
Destination—Implied

AND $n$
The immediate data n is logically AND'ed to the Accumulator.
$A \leftarrow A \wedge n$
S : Set if result is negative
$Z$ : Set if result is zero
H: Set
P/V: Set if result parity is even
N : Reset
C: Reset

| $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 1 | 1 | 0 | 0 | 1 | 1 | 0 |


| n |  |
| :--- | :--- |
| Timing: | M cycles—2 |
|  | T states—7 (4, 3) |
| Addressing Mode: | Source—Immediate <br>  <br>  |
|  | Destination—Implied |

OR n
The immediate data $n$ is logically OR'ed to the contents of the Accumulator.


XOR n
The immediate data $n$ is exclusively OR'ed with the Accumulator.
$\mathrm{A} \leftarrow \mathrm{A} \oplus \mathrm{n}$
S : Set if result is negative
Z: Set if result is zero
H: Reset
P/V: Set if result parity is even
N : Reset
C: Reset
12.6 8-Bit Arithmetic (Continued)

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 |


| n |  |
| :--- | :--- |
| Timing: | M cycles—2 |
|  | T states—7 (4, 3) |
| Addressing Mode: | Source—Immediate <br>  <br>  |
|  |  |

CP $n$
Compare the immediate data n with the contents of the Accumulator via subtraction and return the appropriate flags. The contents of the Accumulator are not affected.
A - $n$
S: Set if result is negative
Z: Set if result is zero
H: Set if borrow from bit 4

P/V: Set if result exceeds 8 -bit 2's complement range
N : Set
C: Set according to borrow condition

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |


| n |  |
| :--- | :--- |
| Timing: | M cycles-2 |
|  | T states-7 (4, 3) |
| Addressing Mode: | Immediate |

## MEMORY ADDRESSED ARITHMETIC

ADD A, m1
Add the contents of the memory location $\mathrm{m}_{1}$ to the Accumulator.
$A \leftarrow A+m_{1} \quad$ S: Set if result is negative
Z: Set if result is zero
H : Set if carry from bit 3
P/V: Set if result exceeds 8-bit 2's complement range
N : Reset
C: Set according to carry from bit 7

| $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathbf{1}$ | $\mathbf{0}$ | 0 | 0 | 0 | 1 | 1 | 0 |

ADD A, (HL)

| Timing: | M cycles-2 |
| :--- | :--- |
|  | T states-7 $(4,3)$ |
| Addressing Mode: | Source-Register Indirect <br>  |

Destination-Implied


ADC A, $\mathrm{m}_{1}$
Add the contents of the memory location $m_{1}$ plus the carry to the Accumulator.

$1,0,0,0,1,1,1,0$


Timing: $\quad \mathrm{M}$ cycles-5
T states-19 (4, 4, 3, 5, 3)
Addressing Mode:
Source-Indexed
Destination-Implied
SUB $\mathrm{m}_{1}$
Subtract the contents of memory location $m_{1}$ from the Accumulator.
$A \leftarrow A-m_{1}$
S : Set if result is negative
Z: Set if result is zero
H : Set if borrow from bit 4
P/V: Set if result exceeds 8-bit 2's complement range
$N$ : Set
C: Set according to borrow condition


### 12.6 8-Bit Arithmetic (Continued)

XOR $\quad m_{1}$
The data in memory location $m_{1}$ is exclusively OR'ed with the data in the Accumulator.


CP $\quad \mathrm{m}_{1}$
Compare the data in memory location $\mathrm{m}_{1}$ with the data in the Accumulator via subtraction.
$A-m_{1}$
S : Set if result is negative
Z: Set if result is zero
H: Set if borrow from bit 4
P/V: Set if result exceeds 8 -bit 2's complement range
$N$ : Set
C: Set according to borrow condition

| 7 | 6 | 5 | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 |


| Timing: | $M$ cycles-2 |
| :--- | :--- |
|  | $T$ states-7 $(4,3)$ |

Addressing Mode: Source—Register Indirect
Destination—Implied

| 7 | 6 | 5 | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | $N_{X}$ | 1 | 1 | 1 | 0 | 1 |

$C P(I X+d)\left(f o r N_{X}=0\right)$
$C P(I Y+d)\left(f o r N_{X}=1\right)$
$1,0,1,1,1,1,1,0$
$\qquad$

| Timing: | M cycles—5 |
| :--- | :--- |
|  | T states—19 (4, 4, 3, 5, 3) |
| Addressing Mode: | Source—Indexed |
|  | Destination—Implied |

INC $\quad m_{1}$
Increment data in memory location $\mathrm{m}_{1}$.
$\mathrm{m}_{1} \leftarrow \mathrm{~m}_{1}+1 \quad$ S: Set if result is negative
Z: Set if result is zero
H : Set according to carry from bit 3
P/V: Set if data was X'7F before operation
N : Reset
C: N/A

| 7 | 6 | 5 | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 |$\quad \operatorname{INC}(\mathrm{HL})$

Timing: $\quad \mathrm{M}$ cycles-3
T states-11 (4, 4, 3)
Addressing Mode: Source—Register Indexed
Destination—Register Indexed

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | $N_{X}$ | 1 | 1 | 1 | 0 | 1 |

INC (IX + d) (for $\mathrm{N}_{\mathrm{X}}=0$ )
INC $(I Y+d)\left(f o r N_{X}=1\right)$
$0,0,1,1,0,1,0,0$
d
Timing: $\quad \mathrm{M}$ cycles-6
T states-23 (4, 4, 3, 5, 4, 3)
Addressing Mode: Source-Indexed
Destination-Indexed
DEC $\quad \mathrm{m}_{1}$
Decrement data in memory location $\mathrm{m}_{1}$.
$m_{1} \leftarrow m_{1}-1 \quad$ S: Set if result is negative
Z: Set if result is zero
H : Set according to borrow from bit 4
$P / V$ : Set only if $m_{1}$ was $X^{\prime} 80$ before operation
$N$ : Set
C: N/A






### 12.9 Rotate and Shift (Continued)

RR $\quad \mathrm{m}_{1}$
Rotate the data in memory location $m_{1}$ right through the carry.


TL/C/5171-67
S : Set if result is negative
Z: Set if result is zero
H: Reset
P/V: Set if result parity is even N : Reset
C: Set according to bit 0 of $\mathrm{m}_{1}$

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 1 | 0 | 0 | 1 | 0 | 1 | 1 |

$0,0,0,1,1,1,1,0$

| Timing: | M cycles - 4 |
| :---: | :---: |
|  | T states - 15 (4, 4, 4, 3) |
| Addressing Mode: | Register Indirect |
| $\begin{array}{llllllll}7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$ |  |
| $1,1, N_{X}, 1,1,1,0,1$ | $R R(I Y+d)\left(f o r ~ N_{X}=\right.$ |
| $1,1,0,0,1,0,1,1$ |  |
| d |  |
| $0,0,0,1,1,1,1,0$ |  |
| Timing: | M cycles - 6 |
|  | T states - 23 (4, 4, 3, 5, 4, 3) |
| Addressing Mode: | Indexed |

SLA $\mathbf{m}_{1}$
Shift the data in memory location $\mathrm{m}_{1}$ left arithmetic.


TL/C/5171-68
S : Set if result is negative
Z: Set if result is zero
H: Reset
$\mathrm{P} / \mathrm{V}$ : Set if result parity is even N : Reset
C: Set according to bit 7 of $\mathrm{m}_{1}$
$\begin{array}{llllllll}7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$

| $1,1,0,0,1,0,1,1$ |
| :--- | :--- | :--- |
| $0,0,1,0,0,1,1,0$ |

SLA (HL)

| Timing: | M cycles - 4 |
| :--- | :--- |
|  | T states $-15(4,4,4,3)$ |
| Addressing Mode: | Register Indirect |




TL/C/5171-69
S : Set if result is negative
$Z$ : Set if result is zero
H: Reset
P/V: Set if result parity is even N : Reset
C: Set according to bit 0 of $m_{1}$

T states - 15 (4, 4, 4, 3)
Addressing Mode: Register Indirect

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 1 | $N_{X}$ | 1 | 1 | 1 | 0 | 1 |  |  |
| SRA $(I X+d)(f o r ~$ | $\left.N_{X}=0\right)$ |  |  |  |  |  |  |  |  |
| SRA $(I Y+d)(f o r$ | $\left.N_{X}=1\right)$ |  |  |  |  |  |  |  |  |

$1,1,0,0,1,0,1,1$

| $d$ |
| :---: |
| $0,0,1,0,1,1,1,0$ |

Timing:
M cycles - 6
T states - 23 (4, 4, 3, 5, 4, 3)
Indexed
SRL $\mathrm{m}_{1}$ Shift right logical the data in memory location $\mathrm{m}_{1}$.


S: Reset
Z: Set if result is zero
H: Reset
P/V: Set if result parity is even
N : Reset
C: Set according to bit 0 of $m_{1}$


### 12.10 Exchanges (Continued) <br> EXX

Exchange the contents of the $\mathrm{BC}, \mathrm{DE}$, and HL registers with their corresponding alternate register.


Exchange the two bytes at the top of the external memory stack with the 16-bit register ss.
$(S P) \longleftrightarrow S S_{\mathrm{L}} \quad$ No flags affected
$(\mathrm{SP}+1) \longleftrightarrow \mathrm{SS}_{\mathrm{H}}$

| 7 | 6 | 5 | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 |

Timing:

> EX (SP), HL

M cycles - 5
T states - 19 (4, 3, 4, 3, 5)
Addressing Mode:
Register/Register Indirect

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1, | 1 | $N_{X}$ | 1 | 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 |
| 1 | 1 | 1 |  | 0 |  |  |  |


| Timing: | M cycles - 6 |
| :--- | :--- |
|  | T states - 23 (4, 4, 3, 4, 3, 5) |
| Addressing Mode: | Register/Register Indirect |

### 12.11 Memory Block Moves and Searches

## SINGLE OPERATIONS

LDI
Move data from memory location (HL) to memory location (DE), increment memory pointers, and decrement byte counter BC.

| $(D E) \leftarrow(H L)$ | S: $N / A$ |
| :--- | :--- |
| $D E \leftarrow D E+1$ | Z: N/A |
| $H L \leftarrow H L+1$ | H: Reset |
| $B C \leftarrow B C-1$ | P/V: Set if $B C-1 \neq 0$, other- |
|  | wise reset |
|  | N: Reset |

C: N/A

| 7 | 6 | 5 | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |

Timing: $\quad M$ cycles - 4
T states - 16 (4, 4, 3, 5)
Addressing Mode:
Register Indirect

Move data from memory location $(\mathrm{HL})$ to memory location (DE), and decrement memory pointer and byte counter BC.


Timing: $\quad \mathrm{M}$ cycles - 4
T states - 16 (4, 4, 3, 5)
Addressing Mode: Register Indirect
CPI
Compare data in memory location (HL) to the Accumulator, increment the memory pointer, and decrement the byte counter. The Z flag is set if the comparison is equal.

| $A-(H L)$ | S: Set if result of comparison sub- |
| :--- | :--- |
| $H L \leftarrow H L+1$ | tract is negative |
| $B C \leftarrow B C-1$ | Z: Set if result of comparison is |
| $Z \leftarrow 1$ | zero |
| if $A=(H L)$ | H: Set according to borrow from |
|  | bit 4 |

$P / V$ : Set if $B C-1 \neq 0$, otherwise reset
N : Set
C: N/A

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 |


| $1,0,1,0,0,0,0,1$ |
| :--- |
| Timing: |
| $M$ cycles -4 | T states - 16 (4, 4, 3, 5)

Addressing Mode: Register Indirect
CPD
Compare data in memory location $(\mathrm{HL})$ to the Accumulator, and decrement the memory pointer and byte counter. The Z flag is set if the comparison is equal.
A - (HL) S: Set if result is negative
$H L \leftarrow H L-1 \quad$ Z: Set if result of comparison is $B C \leftarrow B C-1 \quad$ zero
$Z \leftarrow 1 \quad H$ : Set according to borrow from if $A=(H L) \quad$ bit 4
$P / V$ : Set if $B C-1 \neq 0$, otherwise reset
N: Set
C: N/A

| 12.11 Memory Block Moves and Sea | S (Continued) |
| :---: | :---: |
| $\begin{array}{lllllllll}7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$ | CP |
| $1,1,1,0,1,1,0,1$ | Compare data in memory location ( HL ) to the Accumulator, increment the memory, decrement the byte counter BC , and repeat until $B C=0$ or (HL) equals $A$. |
| $1,0,1,0,1,0,0,1$ |  |
| Timing: M cycles - 4 <br>  T states - $16(4,4,3,5)$ | $A-(H L)$ S: Set if sign of subtraction per- <br> $H L \leftarrow H L+1$ formed for comparison is nega- <br> $B C \leftarrow B C-1$ tive |
| Addressing Mode: Register Indirect | $B C \leftarrow B C-1 \quad$ tive $\quad$ Set if $A=(H L)$, otherwise reset |
| REPEAT OPERATIONS | Repeat until $B C=0$ Z: Set if $A=(H L)$, otherwise reset <br> or $A=(H L)$ H: Set according to borrow from <br> bit 4 |
| LDIR |  |
| Move data from memory location (HL) to memory location (DE), increment memory pointers, decrement byte counter | P/V: Set if BC - $1 \neq 0$, otherwise reset |
| $B C$, and repeat until $B C=0$. | N: Set |
| $(\mathrm{DE}) \leftarrow(\mathrm{HL}) \quad \mathrm{S}: \mathrm{N} / \mathrm{A}$ | C: N/A |
| $D E \leftarrow D E+1$ Z: N/A | $\begin{array}{llllllll}7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$ |
| $\mathrm{HL} \leftarrow \mathrm{HL}+1 \quad \mathrm{H}$ : Reset | 1, 1, 1, 0, 1, 1, 0, 1 |
| $B C \leftarrow B C-1 \quad$ P/V: Reset | $1,0,1,1,0$, 0 0 1 |
| Repeat until $\quad \mathrm{N}$ : Reset |  |
| $B C=0 \quad C: N / A$ | Timing: For $\mathrm{BC} \neq 0 \quad \mathrm{M}$ cycles -5 |
| $\begin{array}{llllllll}7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$ | T states - 21 (4, 4, 3, 5, 5) |
| 1, 1, 1, 0, 1, 1, 0, 1 | For $B C=0 \quad \begin{array}{ll}\text { M cycles }-4 \\ & \text { T states - } 16(4,4,3,5)\end{array}$ |
| $1,0,1,1,0,0,0,0$ | Addressing Mode: <br> Register Indirect <br> (Note that each repeat is accomplished by a decrement of the PC, so that refresh, etc. continues for each cycle.) |
| $\begin{array}{rl} \text { Timing: } \quad \text { For } B C \neq 0 & M \text { cycles }-5 \\ & T \text { states }-21(4,4,3,5,5) \end{array}$ |  |
| For $\mathrm{BC}=0 \mathrm{M}$ cycles -4 | CPDR |
| T states - 16 (4, 4, 3, 5) | Compare data in memory location (HL) to the contents of the Accumulator, decrement the memory pointer and byte counter $B C$, and repeat until $B C=0$, or until (HL) equals the Accumulator. |
| Addressing Mode: Register Indirect <br> (Note that each repeat is accomplished by a decrement of the BC, so that refresh, etc. continues for each cycle.) |  |
| LDDR | A - (HL) <br> S: Set if sign of subtraction performed for comparison is nega- |
| Move data from memory location (HL) to memory location (DE), decrement memory pointers and byte counter BC, and repeat until $B C=0$. <br> (DE) $\leftarrow(\mathrm{HL})$ <br> S: N/A | $B C \leftarrow B C-1$ tive <br> Repeat until $B C=0$ Z: Set according to equality of $A$ <br> and (HL), set if true  |
| $D E \leftarrow D E-1 \quad$ Z: N/A | H : Set according to borrow from bit 4 |
| $\mathrm{HL} \leftarrow \mathrm{HL}-1 \quad \mathrm{H}$ : Reset | P/V: Set if BC - $1 \neq 0$, otherwise reset |
| $B C \leftarrow B C-1 \quad$ P/V: Reset | N : Set |
| Repeat until $\quad \mathrm{N}$ : Reset |  |
| $B C=0 \quad C: N / A$ | C: N/A |
| $\begin{array}{lllllllll}7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$ | $\begin{array}{lllllllll}7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$ |
| 1, 1, 1, 0, 1, 1, 0, 1 | 1, 1, 1, 0, 1, 1, 0, 1 |
| 1, $0,1,1,1,0,0,0$ | 1, $0,1,1,1,0,0,1$ |
| Timing: For $\mathrm{BC} \neq 0 \mathrm{M}$ cycles -5 |  |
| T states - 21 (4, 4, 3, 5, 5) <br> For $\mathrm{BC}=0 \mathrm{M}$ cycles -4 <br> T states - 16 (4, 4, 3, 5) |  |
| Addressing Mode: Register Indirect <br> (Note that each repeat is accomplished by a decrement of the $B C$, so that refresh, etc. continues for each cycle.) |  |

### 12.12 Input/Output

IN A, (n)
Input data to the Accumulator from the I/O device at address $N$.


IN r, (C)
Input data to register $r$ from the I/O device addressed by the contents of register C. If $r=110$ only flags are affected.


OUT (C), r
Output register $r$ to the I/O device addressed by the contents of register C .
(C) $\leftarrow r \quad$ No flags affected

| 7 | 6 | 5 | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 |


| 0,1 | $r$ | $0,0,1$ |
| :--- | :--- | :--- | :--- |


| Timing: | M cycles - 3 |
| :--- | :--- |
|  | T states - 12 (4, 4, 4) |
| Addressing Mode: | Source - Register |

Addressing Mode: Source - Register
Destination - Register Indirect

## INI

Input data from the I/O device addressed by the contents of register C to the memory location pointed to by the contents of the HL register. The HL pointer is incremented and the byte counter B is decremented.
$(\mathrm{HL}) \leftarrow(\mathrm{C})$
S: Undefined
$B \leftarrow B-1$
Z: Set if B-1 = 0, otherwise reset
$\mathrm{HL} \leftarrow \mathrm{HL}+1$
H : Undefined

P/V: Undefined
N: Set
C: N/A

| 7 | 6 | 5 | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 |

$1,0,1,0,0,0,1,0$

| Timing: | M cycles - 4 |
| :--- | :--- |
|  | T states - 16 (4, 5, 3, 4) |
| Addressing Mode: | Implied/Source - Register In- |
|  | direct |
|  | Destination - Register Indirect |

OUTI
Output data from memory location $(\mathrm{HL})$ to the I/O device at port address (C), increment the memory pointer, and decrement the byte counter B.


IND
Input data from I/O device at port address (C) to memory location (HL), and decrement HL memory pointer and byte counter B.


### 12.12 Input/Output (Continued)

OUT ( n ), A
Output the Accumulator to the I/O device at address $n$.


OUTD
Data is output from memory location (HL) to the I/O device at port address (C), and the HL memory pointer and byte counter B are decremented.

| (C) $\leftarrow(H L)$ | S: Undefined |
| :--- | :---: |
| $B \leftarrow B-1$ | Z: Set if $B-1=0$, otherwise reset |
| $H L \leftarrow H L-1$ | $H:$ Undefined |
|  | P/V: Undefined |
|  | N: Set |
| C: N/A |  |

$\begin{array}{llllllll}7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$
$1,1,1,0,1,1,0,1$
$1,0,1,0,1,0,1,1$
Timing: $\quad \mathrm{M}$ cycles - 4
T states - 16 (4, 5, 3, 4)
Addressing Mode: Implied/Source - Register Indirect
Destination — Register Indirect

## INIR

Data is input from the I/O device at port address (C) to memory location (HL), the HL memory pointer is incremented, and the byte counter $B$ is decremented. The cycle is repeated until $\mathrm{B}=0$.
(Note that B is tested for zero after it is decremented. By loading B initially with zero, 256 data transfers will take place.)

$$
\begin{array}{ll}
(H L) \leftarrow(C) & S: \text { Undefined } \\
H L \leftarrow H L+1 & Z: \text { Set } \\
B \leftarrow B-1 & H: \text { Undefined }
\end{array}
$$

Repeat until B $=0 \quad P / V$ : Undefined
$N$ : Set
C: N/A
$\begin{array}{llllllll}7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$
$1,1,1,0,1,1,0,1$

| $1,0,1,1,0,0,1,0$ |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Timing: | For $\mathrm{B} \neq 0$ | M cycles -5 | .

T states - 21 (4, 5, 3, 4, 5)
For $B=0 \quad M$ cycles - 4
T states - 16 (4, 5, 3, 4)
Addressing Mode: Implied/Source - Register Indirect
Destination - Register Indirect
(Note that at the end of each data transfer cycle, interrupts may be recognized and two refresh cycles will be performed.)
OTIR
Data is output to the I/O device at port address (C) from memory location $(\mathrm{HL})$, the HL memory pointer is incremented, and the byte counter $B$ is decremented. The cycles are repeated until $B=0$.
(Note that B is tested for zero after it is decremented. By loading B initially with zero, 256 data transfers will take place.)

| (C) $\leftarrow(\mathrm{HL}) \quad$ S: Undefined |  |  |
| :---: | :---: | :---: |
| $H L \leftarrow H L+1$ |  | H: Undefined |
| $B \leftarrow B-1$ |  | Z: Set |
| Repeat until $B=0$ |  | P/V: Undefined |
|  |  | N : Set |
|  |  | C: N/A |
| $\begin{array}{llllllll}7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$ |  |  |
| 1, $1,1,0,1,1,0,1$ |  |  |
| $1,0,1,1,0,0,1,1$ |  |  |
| Timing: For $\mathrm{B} \neq 0$ |  | $\begin{aligned} & \mathrm{M} \text { cycles }-5 \\ & \mathrm{~T} \text { states }-21(4,5,3,4,5) \end{aligned}$ |
|  |  |  |
| For $\mathrm{B}=0$ |  | M cycles - 4 |
|  |  | T states - 16 (4, 5, 3, 4) |
| Addressing Mode: |  | Implied/Source - Register Indirect |
|  |  | Destination - Register Indirect |

(Note that at the end of each data transfer cycle, interrupts may be recognized and two refresh cycles will be performed.)

### 12.12 Input/Output (Continued) <br> INDR

Data is input from the I/O device at address (C) to memory location (HL), then the HL memory pointer is byte counter B are decremented. The cycle is repeated until $\mathrm{B}=0$.
(Note that B is tested for zero after it is decremented. By loading B initially with zero, 256 data transfers will take place.)

| $(H L) \leftarrow(C)$ | S: Undefined |
| :--- | :--- |
| $H L \leftarrow H L-1$ | Z: Set |
| $B \leftarrow B-1$ | $H:$ Undefined |

$B \leftarrow B-1$
H: Undefined
Repeat until $B=0 \quad P / V$ : Undefined $N$ : Set
C: N/A
$\begin{array}{llllllll}7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$
$1,1,1,0,1,1,0,1$
$1,0,1,1,0,0,1,0$
Timing: For $B \neq 0 \quad M$ cycles - 5
T states - 21 (4, 5, 3, 4, 5)
For $B=0 \quad M$ cycles - 4
T states - 16 (4, 5, 3, 4)
Addressing Mode:
Implied/Source - Register Indirect
Destination — Register Indirect
(Note that after each data transfer cycle, interrupts may be recognized and two refresh cycles are performed.)

## OTDR

Data is output from memory location (HL) to the I/O device at port address (C), then the HL memory pointer and byte counter $B$ are decremented. The cycle is repeated until $B=$ 0.
(Note that B is tested for zero after it is decremented. By loading B initially with zero, 256 data transfers will take place.)

(Note that after each data transfer cycle the NSC800 will accept interrupts and perform two refresh cycles.)

### 12.13 CPU Control

NOP
The CPU performs no operation.


## HALT

The CPU halts execution of the program. Dummy op-code fetches are performed from the next memory location to keep the refresh circuits active until the CPU is interrupted or reset from the halted state.


| Timing: | M cycles - 1 |
| :--- | :--- |
|  | T states - 4 |
| Addressing Mode: | N/A |

DI
Disable system level interrupts.
$\mathrm{IFF}_{1} \leftarrow 0 \quad$ No flags affected
$\mathrm{IFF}_{2} \leftarrow 0$

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 |


| Timing: | M cycles - 1 |
| :--- | :--- |
|  | T states - 4 |
| Addressing Mode: | N/A |

Nddressing Mode:
EI
The system level interrupts are enabled. During execution of this instruction, and the next one, the maskable interrupts will be disabled.
$\mathrm{IFF}_{1} \leftarrow 1 \quad$ No flags affected
$\mathrm{IFF}_{2} \leftarrow 1$

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 |

$\begin{array}{ll}\text { Timing: } & \mathrm{M} \text { cycles }-1 \\ & \mathrm{~T} \text { states }-4\end{array}$
Addressing Mode: N/A
IM 0
The CPU is placed in interrupt mode 0 .



### 12.14 Program Control (Continued)

DJNZ d
Decrement the B register and conditionally jump to program location calculated with respect to the program counter and the displacement d, based on the contents of the B register.
$B \leftarrow B-1 \quad$ No flags affected
If $B=0$ continue,
else $P C \leftarrow P C+d$

| $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |


| $d-2$ |  |
| :--- | :--- |
| Timing: | If $B \neq 0$ |
|  | I cycles -3 |
|  | T states $-13(5,3,5)$ |
|  | M cycles -2 |
| Addressing Mode: | T states $-8(5,3)$ |
|  | PC Relative |

CALLS
CALL nn
Unconditional call to subroutine at location nn.
$(\mathrm{SP}-1) \leftarrow \mathrm{PC}_{\mathrm{H}} \quad$ No flags affected
$(\mathrm{SP}-2) \leftarrow \mathrm{PC}_{\mathrm{L}}$
$\mathrm{SP} \leftarrow \mathrm{SP}-2$
$\mathrm{PC} \leftarrow \mathrm{nn}$

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 |

n (low-order byte)

| n (high-order byte) |  |
| :--- | :--- |
| Timing: | M Cycles -5 |
|  | T states $-17(4,3,4,3,3)$ |
| Addressing Mode: | Direct |

CALL cc, nn
Conditional call to subroutine at location nn based on testable flag stages.

n (low-order byte)

| n (high-order byte) |  |
| :--- | :--- |
| Timing: If cc true | M cycles -5 |
|  | T states $17(4,3,4,3,3)$ |
| If cc not true | M cycles -3 |
|  | T states $-10(4,3,3)$ |
| Addressing Mode: | Direct |

## RETURNS

RET
Unconditional return from subroutine or other return to program location pointed to by the top of the stack.
$\mathrm{PC}_{\mathrm{L}} \leftarrow(\mathrm{SP}) \quad$ No flags affected
$\mathrm{PC}_{\mathrm{H}} \leftarrow(\mathrm{SP}+1)$
$\mathrm{SP} \leftarrow \mathrm{SP}+2$

| $\mathbf{7}$ $\mathbf{6}$ $\mathbf{5}$ $\mathbf{4}$ $\mathbf{3}$ $\mathbf{2}$ $\mathbf{1}$ $\mathbf{0}$ <br> 1 1 0 0 1 0 0 1 |
| :--- |
| Timing: |
|  |
| Addressing Mode: |

RET cc
Conditional return from subroutine or other return to program location pointed to by the top of the stack.
If cc true, No flags affected
$\mathrm{PC}_{\mathrm{L}} \leftarrow(\mathrm{SP})$
$\mathrm{PC}_{\mathrm{H}} \leftarrow(\mathrm{SP}+1)$
$\mathrm{SP} \leftarrow \mathrm{SP}+2$,
else continue


## RETI

Unconditional return from interrupt handling subroutine. Functionally identical to RET instruction. Unique opcode allows monitoring by external hardware.
$\mathrm{PC}_{\mathrm{L}} \leftarrow(\mathrm{SP}) \quad$ No flags affected
$\mathrm{PC}_{\mathrm{H}} \leftarrow(\mathrm{SP}+1)$
$\mathrm{SP} \leftarrow \mathrm{SP}+2$

| 7 | 6 | 5 | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1, | 1 | 1 | 0 | 1 | 1 | 0 | 1 |

$0,1,0,0,1,1,0,1$
Timing: $\quad \mathrm{M}$ cycles - 4
T states - 14 (4, 4, 3, 3)
Addressing Mode:
Register Indirect

### 12.14 Program Control (Continued)

## RETN

Unconditional return from non-maskable interrupt handling subroutine. Functionally similar to RET instruction, except interrupt enable state is restored to that prior to non-maskable interrupt.
$\mathrm{PC}_{\mathrm{L}} \leftarrow(\mathrm{SP}) \quad$ No flags affected
$\mathrm{PC}_{\mathrm{H}} \leftarrow(\mathrm{SP}+1)$
$\mathrm{SP} \leftarrow \mathrm{SP}+2$
$\mathrm{IFF}_{1} \leftarrow \mathrm{IFF}_{2}$
$\begin{array}{llllllll}7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$
$1,1,1,0,1,1,0,1$

| $0,1,0,0,0,1,0,1$ |  |
| :--- | :--- | :--- |
| Timing: | M cycles -4 |
|  | T states $-14(4,4,3,3)$ |
|  | Register Indirect |

## RESTARTS

RST $\quad \mathbf{P}$
The present contents of the PC are pushed onto the memory stack and the PC is loaded with dedicated program locations as determined by the specific restart executed.

$$
(S P-1) \leftarrow \mathrm{PC}_{H} \quad \text { No flags affected }
$$

$$
(S P-2) \leftarrow
$$

$$
\mathrm{SP} \leftarrow \mathrm{SP}-2
$$

$$
\mathrm{PC}_{\mathrm{H}} \leftarrow 0
$$

$$
P C_{L} \leftarrow P
$$



| p | 00 H | 08 H | 10 H | 18 H | 20 H | 28 H | 30 H | 38 H |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| t | 000 | 001 | 010 | 011 | 100 | 101 | 110 | 111 |




| 12.15 Instruction Set: Alphabetical Order (Continued) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| INIR |  | ED B2 | LD | A, (HL) | 7E |
| JP | (HL) | E9 | LD | A, (IX + d) | DD 7Ed |
| JP | (IX) | DD E9 | LD | A, (IY+d) | FD 7Ed |
| JP | (IY) | FD E9 | LD | A, (nn) | 3Ann |
| JP | C, nn | DAnn | LD | A, A | 7F |
| JP | M, nn | FAnn | LD | A, B | 78 |
| JP | NC, nn | D2nn | LD | A, C | 79 |
| JP | nn | C3nn | LD | A, D | 7A |
| JP | NZ, nn | C2nn | LD | A, E | 7B |
| JP | $\mathrm{P}, \mathrm{nn}$ | F2nn | LD | A, H | 7C |
| JP | PE, nn | EAnn | LD | A, I | ED 57 |
| JP | PO, nn | E2nn | LD | A, L | 7D |
| JP | Z, nn | CAnn | LD | A, n | 3En |
| JR | C, d2 | 38 d 2 | LD | B, (HL) | 46 |
| JR | d2 | 18 d 2 | LD | B, (IX + d) | DD 46d |
| JR | NC, d2 | 30 d 2 | LD | $B,(1 Y+d)$ | FD 46d |
| JR | NZ, d2 | 20 d 2 | LD | B, A | 47 |
| JR | Z, d2 | 28 d 2 | LD | B, B | 40 |
| LD | (BC), A | 02 | LD | B, C | 41 |
| LD | (DE), A | 12 | LD | B, D | 42 |
| LD | (HL), A | 77 | LD | B, E | 43 |
| LD | (HL), B | 70 | LD | B, H | 44 |
| LD | (HL), C | 71 | LD | B, L | 45 |
| LD | (HL), D | 72 | LD | B, n | 06 n |
| LD | (HL), E | 73 | LD | BC, (nn) | ED 4B |
| LD | (HL), H | 74 | LD | BC, nn | 01nn |
| LD | (HL), L | 75 | LD | C, (HL) | 4E |
| LD | (HL), n | 36 n | LD | C, (IX+d) | DD 4Ed |
| LD | (IX+d), A | DD 77d | LD | C, (IY+d) | FD 4Ed |
| LD | ( $\mathrm{IX}+\mathrm{d}$ ), B | DD 70d | LD | C, A | 4F |
| LD | (IX+d), C | DD 71d | LD | C, B | 48 |
| LD | (IX+d), D | DD 72d | LD | C, C | 49 |
| LD | (IX+d), E | DD 73d | LD | C, D | 4A |
| LD | (IX+d), H | DD 74d | LD | C, E | 4B |
| LD | (IX + d), L | DD 75d | LD | C, H | 4C |
| LD | (IX+d), n | DD 36dn | LD | C, L | 4D |
| LD | $(I Y+d), A$ | FD 77d | LD | C, n | OE n |
| LD | $(I Y+d), B$ | FD 70d | LD | D, (HL) | 56 |
| LD | $(\mathrm{Y}+\mathrm{d}), \mathrm{C}$ | FD 71d | LD | D, (IX + d) | DD 56d |
| LD | ( $\mathrm{I}+\mathrm{d}$ ), D | FD 72d | LD | D, (IY + d) | FD 56d |
| LD | $(\mathrm{I}+\mathrm{d}), \mathrm{E}$ | FD 73d | LD | D, A | 57 |
| LD | $(I Y+d), H$ | FD 74d | LD | D, B | 50 |
| LD | $(\mathrm{I}+\mathrm{d}), \mathrm{L}$ | FD 75d | LD | D, C | 51 |
| LD | ( $\mathrm{Y}+\mathrm{d}$ ), n | FD 36dn | LD | D, D | 52 |
| LD | (nn), A | 32 nn | LD | D, E | 53 |
| LD | ( nn ), BC | ED 43nn | LD | D, H | 54 |
| LD | (nn), DE | ED 53nn | LD | D, L | 55 |
| LD | (nn), HL | 22nn | LD | D, n | 16 n |
| LD | (nn), IX | DD 22nn | LD | DE, (nn) | ED 5Bnn |
| LD | (nn), IY | FD 22nn | LD | DE, nn | 11 nn |
| LD | ( nn ), SP | ED 73nn | LD | E, (HL) | 5E |
| LD | A, (BC) | OA | LD | E, (IX + d) | DD 5Ed |
| LD | A, (DE) | 1A | LD | $E,(I Y+d)$ | FD 5Ed |
| $(\mathrm{nn})=$ Address of memory location $\mathrm{d}=$ signed displacement <br> $\mathrm{nn}=$ Data $(16$ bit $)$ $\mathrm{d} 2=\mathrm{d}-2$ |  |  |  |  |  |


| 12.15 Instruction Set: Alphabetical Order (Continued) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LD | E, A | 5F | OR | C | B1 |
| LD | E, B | 58 | OR | D | B2 |
| LD | E, C | 59 | OR | E | B3 |
| LD | E, D | 5A | OR | H | B4 |
| LD | E, E | 5B | OR | L | B5 |
| LD | E, H | 5C | OR | n | F6 $n$ |
| LD | E, L | 5D | OTDR |  | ED BB |
| LD | E, n | 1En | OTIR |  | ED B3 |
| LD | H, (HL) | 66 | OUT | (C), A | ED 79 |
| LD | H, (IX + d) | DD 66d | OUT | (C), B | ED 41 |
| LD | H, (IY + d) | FD 66d | OUT | (C), C | ED 49 |
| LD | H, A | 67 | OUT | (C), D | ED 51 |
| LD | H, B | 60 | OUT | (C), E | ED 59 |
| LD | H, C | 61 | OUT | (C), H | ED 61 |
| LD | H, D | 62 | OUT | (C), L | ED 69 |
| LD | H, E | 63 | OUT | $\mathrm{n}, \mathrm{A}$ | D3 n |
| LD | H, H | 64 | OUTD |  | ED AB |
| LD | H, L | 65 | OUTI |  | ED A3 |
| LD | H, n | 26 n | POP | AF | F1 |
| LD | HL, (nn) | 2Ann | POP | BC | C1 |
| LD | HL, nn | 21nn | POP | DE | D1 |
| LD | I, A | ED 47 | POP | HL | E1 |
| LD | IX, (nn) | DD 2Ann | POP | IX | DD E1 |
| LD | IX, nn | DD 21nn | POP | IY | FD E1 |
| LD | IY, (nn) | FD 2Ann | PUSH | AF | F5 |
| LD | IY, nn | FD 21 nn | PUSH | BC | C5 |
| LD | L, (HL) | 6E | PUSH | DE | D5 |
| LD | L, (IX+d) | DD 6Ed | PUSH | HL | E5 |
| LD | L, (IY + d) | FD 6Ed | PUSH | IX | DD E5 |
| LD | L, A | 6F | PUSH | IY | FD E5 |
| LD | L, B | 68 | RES | 0, (HL) | CB 86 |
| LD | L, C | 69 | RES | $0,(1 X+d)$ | DD CBd86 |
| LD | L, D | 6A | RES | $0,(1 Y+d)$ | FD CBd86 |
| LD | L, E | 6B | RES | 0, A | CB 87 |
| LD | L, H | 6C | RES | 0, B | CB 80 |
| LD | L, L | 6D | RES | 0, C | CB 81 |
| LD | L, n | 2En | RES | 0, D | CB 82 |
| LD | SP, (nn) | ED 7Bnn | RES | 0, E | CB 83 |
| LD | SP, HL | F9 | RES | 0, H | CB 84 |
| LD | SP, IX | DD F9 | RES | O, L | CB 85 |
| LD | SP, IY | FD F9 | RES | 1, (HL) | CB 8E |
| LD | SP, nn | 31 nn | RES | 1, (IX+d) | DD CBd8E |
| LDD |  | ED A8 | RES | 1, (IY+d) | FD CBd8E |
| LDDR |  | ED B8 | RES | 1, A | CB 8F |
| LDI |  | ED A0 | RES | 1, B | CB 88 |
| LDIR |  | ED B0 | RES | 1, C | CB 89 |
| NEG |  | ED $n$ | RES | 1, D | CB 8A |
| NOP |  | 00 | RES | 1, E | CB 8B |
| OR | (HL) | B6 | RES | 1, H | CB 8C |
| OR | (IX+d) | DD B6d | RES | 1, L | CB 8D |
| OR | ( $\mathrm{I} Y+\mathrm{d}$ ) | FD B6d | RES | 2, (HL) | CB 96 |
| OR | A | B7 | RES | 2, (IX+d) | DD CBd96 |
| OR | B | B0 | RES | 2, (IY+d) | FD CBd96 |
| $(\mathrm{nn})=$ Address of memory location $\mathrm{d}=$ signed displacement <br> $\mathrm{nn}=$ Data $(16$ bit $)$ $\mathrm{d} 2=\mathrm{d}-2$ <br> $\mathrm{n}=$ Data $(8$ bit $)$  |  |  |  |  |  |


| 12.15 Instruction Set: Alphabetical Order (Continued) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| RES | 2, A | CB 97 | RES | 7, D | CB BA |
| RES | 2, B | CB 90 | RES | 7, E | CB BB |
| RES | 2, C | CB 91 | RES | 7, H | CB BC |
| RES | 2, D | CB 92 | RES | 7, L | CB BD |
| RES | 2, E | CB 93 | RET |  | C9 |
| RES | 2, H | CB 94 | RET | C | D8 |
| RES | 2, L | CB 95 | RET | M | F8 |
| RES | 3, (HL) | CB 9E | RET | NC | D0 |
| RES | 3, (IX+d) | DD CBd9E | RET | NZ | C0 |
| RES | 3, (IY+d) | FD CBd9E | RET | P | F0 |
| RES | 3, A | CB 9F | RET | PE | E8 |
| RES | 3, B | CB 98 | RET | PO | E0 |
| RES | 3, C | CB 99 | RET | Z | C8 |
| RES | 3, D | CB 9A | RETI |  | ED 4D |
| RES | 3, E | CB 9B | RETN |  | ED 45 |
| RES | 3, H | CB 9C | RL | (HL) | CB 16 |
| RES | 3, L | CB 9D | RL | (IX + d) | DD CBd16 |
| RES | 4, (HL) | CB A6 | RL | $(\mathrm{I}+\mathrm{d})$ | FD CBd16 |
| RES | 4, (IX+d) | DD CBdA6 | RL | A | CB 17 |
| RES | 4, (IY+d) | FD CBdA6 | RL | B | CB 10 |
| RES | 4, A | CB A7 | RL | C | CB 11 |
| RES | 4, B | CB A0 | RL | D | CB 12 |
| RES | 4, C | CB A1 | RL | E | CB 13 |
| RES | 4, D | CB A2 | RL | H | CB 14 |
| RES | 4, E | CB A3 | RL | L | CB 15 |
| RES | 4, H | CB A4 | RLA |  | 17 |
| RES | 4, L | CB A5 | RLC | (HL) | CB 06 |
| RES | 5, (HL) | CB AE | RLC | (IX + d) | DD CBd06 |
| RES | 5, (IX+d) | DD CBdAE | RLC | ( $\mathrm{I}+\mathrm{d}$ ) | FD CBd06 |
| RES | 5, (IY+d) | FD CBdAE | RLC | A | CB 07 |
| RES | 5, A | CB AF | RLC | B | CB 00 |
| RES | 5, B | CB A8 | RLC | C | CB 01 |
| RES | 5, C | CB A9 | RLC | D | CB 02 |
| RES | 5, D | CB AA | RLC | E | CB 03 |
| RES | 5, E | $C B A B$ | RLC | H | CB 04 |
| RES | 5, H | CB AC | RLC | L | CB 05 |
| RES | 5, L | CB AD | RLCA |  | 07 |
| RES | 6, (HL) | CB B6 | RLD |  | ED 6F |
| RES | 6, (IX+d) | DD CBdB6 | RR | (HL) | CB 1E |
| RES | 6, (IY + d) | FD CBdB6 | RR | (IX + d) | DD CBd1E |
| RES | 6, A | CB B7 | RR | $(\mathrm{I}+\mathrm{d})$ | FD CBd1E |
| RES | 6, B | CB B0 | RR | A | CB 1F |
| RES | 6, C | CB B1 | RR | B | CB 18 |
| RES | 6, D | CB B2 | RR | C | CB 19 |
| RES | 6, E | CB B3 | RR | D | CB 1A |
| RES | 6, H | CB B4 | RR | E | CB 1B |
| RES | 6, L | CB B5 | RR | H | CB 1C |
| RES | 7, (HL) | CB BE | RR | L | CB 1D |
| RES | 7, (IX+d) | DD CBdBE | RRA |  | 1F |
| RES | 7, (IY+d) | FD CBdBE | RRC | (HL) | CB OE |
| RES | 7, A | CB BF | RRC | (IX+d) | DD CBd0E |
| RES | 7, B | CB B8 | RRC | (IY+d) | FD CBdOE |
| RES | 7, C | CB B9 | RRC | A | CB OF |
| $\begin{aligned} & (\mathrm{nn})=\text { Address of memory location } \\ & \mathrm{nn}=\text { Data }(16 \text { bit }) \\ & \mathrm{n}=\text { Data }(8 \text { bit }) \end{aligned}$ |  | gned displacement $d-2$ |  |  |  |


| 12.15 Instruction Set: Alphabetical Order (Continued) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| RRC | B | CB 08 | SET | 2, (IX+d) | DD CBdD6 |
| RRC | C | CB 09 | SET | 2, (IY+d) | FD CBdD6 |
| RRC | D | CB OA | SET | 2, A | CB D7 |
| RRC | E | CB OB | SET | 2, B | CB D0 |
| RRC | H | CB OC | SET | 2, C | CB D1 |
| RRC | L | CB OD | SET | 2, D | CB D2 |
| RRCA |  | OF | SET | 2, E | CB D3 |
| RRD |  | ED 67 | SET | 2, H | CB D4 |
| RST | 0 | C7 | SET | 2, L | CB D5 |
| RST | 08H | CF | SET | 3, (HL) | CB DE |
| RST | 10 H | D7 | SET | 3, (IX+d) | DD CBdDE |
| RST | 18H | DF | SET | 3, (IY+d) | FD CBdDE |
| RST | 20 H | E7 | SET | 3, A | CB DF |
| RST | 28 H | EF | SET | 3, B | CB D8 |
| RST | 30 H | F7 | SET | 3, C | CB D9 |
| RST | 38 H | FF | SET | 3, D | CB DA |
| SBC | A, (HL) | 9E | SET | 3, E | CB DB |
| SBC | A, (IX +d ) | DD 9Ed | SET | 3, H | CB DC |
| SBC | A, (IY + d) | FD 9Ed | SET | 3, L | CB DD |
| SBC | A, A | 9 F | SET | 4, (HL) | CB E6 |
| SBC | A, B | 98 | SET | 4, (IX+d) | DD CBdE6 |
| SBC | A, C | 99 | SET | 4, (IY+d) | FD CBdE6 |
| SBC | A, D | 9A | SET | 4, A | CB E7 |
| SBC | A, E | 9 B | SET | 4, B | CBEO |
| SBC | A, H | 9 C | SET | 4, C | CBE1 |
| SBC | A, L | 9D | SET | 4, D | CB E2 |
| SBC | A, n | DE $n$ | SET | 4, E | CB E3 |
| SBC | HL, BC | ED 42 | SET | 4, H | CBE4 |
| SBC | HL, DE | ED 52 | SET | 4, L | CB E5 |
| SBC | HL, HL | ED 62 | SET | 5, (HL) | CB EE |
| SBC | HL, SP | ED 72 | SET | 5, (IX+d) | DD CBdEE |
| SCF |  | 37 | SET | 5, (IY + d) | FD CBdEE |
| SET | 0, (HL) | CB C6 | SET | 5, A | CB EF |
| SET | 0, (IX + d) | DD CBdC6 | SET | 5, B | CB E8 |
| SET | $0,(1 Y+d)$ | FD CBdC6 | SET | 5, C | CB E9 |
| SET | 0, A | CB C7 | SET | 5, D | CB EA |
| SET | 0, B | CB C0 | SET | 5, E | CB EB |
| SET | 0, C | CB C1 | SET | 5, H | CB EC |
| SET | O, D | CB C2 | SET | 5, L | CB ED |
| SET | 0, E | CB C3 | SET | 6, (HL) | CB F6 |
| SET | 0, H | CB C4 | SET | 6, (IX+d) | DD CBdF6 |
| SET | O, L | CB C5 | SET | 6, (IY+d) | FD CBdF6 |
| SET | 1, (HL) | CB CE | SET | 6, A | CB F7 |
| SET | 1, (IX+d) | DD CBdCE | SET | 6, B | CB F0 |
| SET | 1, (IY+d) | FD CBdCE | SET | 6, C | CBF1 |
| SET | 1, A | CB CF | SET | 6, D | CBF2 |
| SET | 1, B | CB C8 | SET | 6, E | CBF3 |
| SET | 1, C | CB C9 | SET | 6, H | CB F4 |
| SET | 1, D | CB CA | SET | 6, L | CB F5 |
| SET | 1, E | CB CB | SET | 7, (HL) | CB FE |
| SET | 1, H | CB CC | SET | 7, (IX+d) | DD CBdFE |
| SET | 1, L | CB CD | SET | 7, (IY+d) | FD CBdFE |
| SET | 2, (HL) | CB D6 | SET | 7, A | CB FF |
| $\begin{aligned} & (\mathrm{nn})=\text { Address of memory location } \\ & \mathrm{nn}=\text { Data }(16 \text { bit) } \\ & \mathrm{n}=\text { Data }(8 \text { bit }) \end{aligned}$ |  | placement $-2$ |  |  |  |

12.15 Instruction Set: Alphabetical Order (Continued)

| SET | 7, B | CB F8 | SRL | A | CB 3F |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SET | 7, C | CB F9 | SRL | B | CB 38 |
| SET | 7, D | CBFA | SRL | C | CB 39 |
| SET | 7, E | CB FB | SRL | D | CB 3A |
| SET | 7, H | CB FC | SRL | E | CB 3B |
| SET | 7, L | CB FD | SRL | H | CB 3C |
| SLA | (HL) | CB 26 | SRL | L | CB 3D |
| SLA | (IX + d) | DD CBd26 | SUB | (HL) | 96 |
| SLA | ( $\mathrm{I}+\mathrm{d}$ ) | FD CBd26 | SUB | (IX + d) | DD 96d |
| SLA | A | CB 27 | SUB | (IY+d) | FD 96d |
| SLA | B | CB 20 | SUB | A | 97 |
| SLA | C | CB 21 | SUB | B | 90 |
| SLA | D | CB 22 | SUB | C | 91 |
| SLA | E | CB 23 | SUB | D | 92 |
| SLA | H | CB 24 | SUB | E | 93 |
| SLA | L | CB 25 | SUB | H | 94 |
| SRA | (HL) | CB 2E | SUB | L | 95 |
| SRA | (IX + d) | DD CBd2E | SUB | n | D6 n |
| SRA | $(\mathrm{Y}+\mathrm{d})$ | FD CBd2E | XOR | (HL) | AE |
| SRA | A | CB 2F | XOR | (IX + d) | DD AEd |
| SRA | B | CB 28 | XOR | (IY+d) | FD AEd |
| SRA | C | CB 29 | XOR | A | AF |
| SRA | D | CB 2A | XOR | B | A8 |
| SRA | E | CB 2B | XOR | C | A9 |
| SRA | H | CB 2C | XOR | D | AA |
| SRA | L | CB 2D | XOR | E | AB |
| SRL | (HL) | CB 3E | XOR | H | AC |
| SRL | (IX+d) | DD CBd3E | XOR | L | AD |
| SRL | $(\mathrm{I}+\mathrm{d})$ | FD CBd3E | XOR | n | EE n |

12.16 Instruction Set: Numerical Order


| Op Code | Mnemonic |
| :--- | :--- |
| $2 A n n$ | LD HL,(nn) |
| $2 B$ | DEC HL |
| $2 C$ | INC L |
| $2 D$ | DEC L |
| $2 E n$ | LD L,n |
| $2 F$ | CPL |
| $30 d 2$ | JR NC,d2 |
| $31 n n$ | LD SP,nn |
| $32 n n$ | LD (nn),A |
| 33 | INC SP |
| 34 | INC (HL) |
| 35 | DEC (HL) |
| $36 n$ | LD (HL),n |
| 37 | SCF |
| 38 | JR C,d2 |
| 39 | ADD HL,SP |
| $3 A n n$ | LD A,(nn) |
| $3 B$ | DEC SP |
| $3 C$ | INC A |
| $3 D$ | DEC A |
| $3 E n$ | LD A,n |
|  |  |

$\mathrm{nn}=$ Data (16 bit) $\mathrm{d} 2=\mathrm{d}-2$
$\mathrm{n}=$ Data ( 8 bit )

| 12.16 Instruction Set: Numerical Order (Continued) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Op Code | Mnemonic | Op Code | Mnemonic | Op Code | Mnemonic |
| 3 F | CCF | 74 | LD (HL), H | A9 | XOR C |
| 40 | LD B,B | 75 | LD (HL), L | AA | XOR D |
| 41 | LD B, C | 76 | HALT | $A B$ | XORE |
| 42 | LD B, D | 77 | LD (HL), A | AC | XOR H |
| 43 | LD B,E | 78 | LD A,B | AD | XOR L |
| 44 | LD B, H | 79 | LD A,C | AE | XOR (HL) |
| 45 | LD B,L | 7A | LD A, D | AF | XOR A |
| 46 | LD B,(HL) | 7B | LD A,E | B0 | OR B |
| 47 | LD B,A | 7C | LD A, H | B1 | OR C |
| 48 | LD C,B | 7D | LD A,L | B2 | ORD |
| 49 | LD C, C | 7E | LD A, (HL) | B3 | ORE |
| 4A | LD C, D | 7F | LD A,A | B4 | OR H |
| 4B | LD C,E | 80 | ADD A,B | B5 | ORL |
| 4 C | LD C,H | 81 | ADD A, C | B6 | OR (HL) |
| 4D | LD C,L | 82 | ADD A,D | B7 | OR A |
| 4E | LD C,(HL) | 83 | ADD A,E | B8 | CP B |
| 4F | LD C,A | 84 | ADD A, H | B9 | CP C |
| 50 | LD D,B | 85 | ADD A,L | BA | CP D |
| 51 | LD D, C | 86 | ADD A,(HL) | BB | CPE |
| 52 | LD D, D | 87 | ADD A, A | BC | CP H |
| 53 | LD D,E | 88 | ADC A,B | BD | CP L |
| 54 | LD D,H | 89 | ADC A, C | BE | $\mathrm{CP}(\mathrm{HL})$ |
| 55 | LD D,L | 8A | ADC A,D | BF | CP A |
| 56 | LD D,(HL) | 8B | ADC A,E | C0 | RET NZ |
| 57 | LD D,A | 8C | ADC A, H | C1 | POP BC |
| 58 | LD E,B | 8D | ADC A,L | C2nn | JP NZ, nn |
| 59 | LD E,C | 8E | ADC A, (HL) | C3nn | JP nn |
| 5A | LD E, D | 8F | ADC A, A | C4nn | CALL NZ, $n$ n |
| 5B | LD E,E | 90 | SUB B | C5 | PUSH BC |
| 5 C | LD E,H | 91 | SUB C | C6n | ADD A, $n$ |
| 5D | LD E,L | 92 | SUB D | C7 | RST 0 |
| 5E | LD E,(HL) | 93 | SUBE | C8 | RET Z |
| 5F | LD E,A | 94 | SUB H | C9 | RET |
| 60 | LD H,B | 95 | SUB L | CAnn | JP Z, nn |
| 61 | LD H, C | 96 | SUB (HL) | CB00 | RLC B |
| 62 | LD H, D | 97 | SUB A | CB01 | RLC C |
| 63 | LD H,E | 98 | SBC A,B | CB02 | RLCD |
| 64 | LD H, H | 99 | SBC A, C | CB03 | RLCE |
| 65 | LD H,L | 9A | SBC A,D | CB04 | RLCH |
| 66 | LD H,(HL) | 9 B | SBC A, E | CB05 | RLC L |
| 67 | LD H,A | 9 C | SBC A,H | CB06 | RLC (HL) |
| 68 | LD L,B | 9D | SBC A,L | CB07 | RLC A |
| 69 | LD L,C | 9E | SBC A, (HL) | CB08 | RRC B |
| 6A | LD L,D | 9F | SBC A,A | CB09 | RRC C |
| 6B | LD L,E | A0 | AND B | CB0A | RRC D |
| 6 C | LD L, H | A1 | AND C | CB0B | RRCE |
| 6D | LD L,L | A2 | AND D | CBOC | RRC H |
| 6E | LD L,(HL) | A3 | AND E | CBOD | RRC L |
| 6 F | LD L,A | A4 | AND H | CBOE | RRC (HL) |
| 70 | LD (HL), B | A5 | AND L | CBOF | RRC A |
| 71 | LD (HL), C | A6 | AND (HL) | CB10 | RL B |
| 72 | LD (HL), D | A7 | AND A | CB11 | RLC |
| 73 | LD (HL), E | A8 | XOR B | CB12 | RLD |
| $(\mathrm{nn})=$ Address of memory location $\mathrm{d}=$ displacement <br> $\mathrm{nn}=$ Data $(16$ bit $)$ $\mathrm{d} 2=\mathrm{d}-2$ |  |  |  |  |  |


| 12.16 Instruction Set: Numerical Order (Continued) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Op Code | Mnemonic | Op Code | Mnemonic | Op Code | Mnemonic |
| CB13 | RLE | CB4F | BIT 1,A | CB83 | RES 0,E |
| CB14 | RLH | CB50 | BIT 2,B | CB84 | RES 0,H |
| CB15 | RLL | CB51 | BIT 2,C | CB85 | RES 0,L |
| CB16 | RL (HL) | CB52 | BIT 2,D | CB86 | RES 0,(HL) |
| CB17 | RL A | CB53 | BIT 2,E | CB87 | RES 0,A |
| CB18 | RR B | CB54 | BIT 2,H | CB88 | RES 1,B |
| CB19 | RR C | CB55 | BIT 2,L | CB89 | RES 1,C |
| CB1A | RR D | CB56 | BIT 2,(HL) | CB8A | RES 1,D |
| CB1B | RRE | CB57 | BIT 2,A | CB8B | RES 1,E |
| CB1C | RR H | CB58 | BIT 3,B | CB8C | RES 1,H |
| CB1D | RR L | CB59 | BIT 3,C | CB8D | RES 1,L |
| CB1E | RR (HL) | CB5A | BIT 3,D | CB8E | RES 1,(HL) |
| CB1F | RR A | CB5B | BIT 3,E | CB8F | RES 1,A |
| CB20 | SLA B | CB5C | BIT 3, H | CB90 | RES 2,B |
| CB21 | SLA C | CB5D | BIT 3,L | CB91 | RES 2,C |
| CB22 | SLA D | CB5E | BIT 3,(HL) | CB92 | RES 2,D |
| CB23 | SLAE | CB5F | BIT 3,A | CB93 | RES 2,E |
| CB24 | SLA H | CB60 | BIT 4,B | CB94 | RES 2,H |
| CB25 | SLA L | CB61 | BIT 4,C | CB95 | RES 2,L |
| CB26 | SLA (HL) | CB62 | BIT 4,D | CB96 | RES 2,(HL) |
| CB27 | SLA A | CB63 | BIT 4,E | CB97 | RES 2,A |
| CB28 | SRA B | CB64 | BIT 4,H | CB98 | RES 3,B |
| CB29 | SRA C | CB65 | BIT 4,L | CB99 | RES 3,C |
| CB2A | SRA D | CB66 | BIT 4,(HL) | CB9A | RES 3,D |
| CB2B | SRAE | CB67 | BIT 4,A | CB9B | RES 3,E |
| CB2C | SRA H | CB68 | BIT 5, B | CB9C | RES 3,H |
| CB2D | SRAL | CB69 | BIT 5, C | CB9D | RES 3,L |
| CB2E | SRA (HL) | CB6A | BIT 5,D | CB9E | RES 3,(HL) |
| CB2F | SRA A | CB6B | BIT 5,E | CB9F | RES 3,A |
| CB38 | SRL B | CB6C | BIT 5, H | CBAO | RES 4,B |
| CB39 | SRL C | CB6D | BIT 5,L | CBA1 | RES 4,C |
| СВЗА | SRLD | CB6E | BIT 5,(HL) | CBA2 | RES 4,D |
| СВ3В | SRLE | CB6F | BIT 5,A | CBA3 | RES 4,E |
| CB3C | SRL H | CB70 | BIT 6,B | CBA4 | RES 4,H |
| CB3D | SRLL | CB71 | BIT 6, ${ }^{\text {c }}$ | CBA5 | RES 4,L |
| CB3E | SRL (HL) | CB72 | BIT 6,D | CBA6 | RES 4,(HL) |
| CB3F | SRL A | CB73 | BIT 6,E | CBA7 | RES 4,A |
| CB40 | BIT 0,B | CB74 | BIT 6,H | CBA8 | RES 5,B |
| CB41 | BIT 0,C | CB75 | BIT 6,L | CBA9 | RES 5,C |
| CB42 | BIT 0,D | CB76 | BIT 6,(HL) | CBAA | RES 5,D |
| CB43 | BIT 0,E | CB77 | BIT 6,A | CBAB | RES 5,E |
| CB44 | BIT 0,H | CB78 | BIT 7, B | CBAC | RES 5,H |
| CB45 | BIT 0,L | CB79 | BIT 7,C | CBAD | RES 5,L |
| CB46 | BIT 0,(HL) | CB7A | BIT 7, D | CBAE | RES 5,(HL) |
| CB47 | BIT 0,A | CB7B | BIT 7,E | CBAF | RES 5,A |
| CB48 | BIT 1,B | CB7C | BIT 7, H | CBBO | RES 6,B |
| CB49 | BIT 1,C | CB7D | BIT 7,L | CBB1 | RES 6,C |
| CB4A | BIT 1,D | CB7E | BIT 7,(HL) | CBB2 | RES 6,D |
| CB4B | BIT 1,E | CB7F | BIT 7,A | CBB3 | RES 6,E |
| CB4C | BIT 1,H | CB80 | RES 0,B | CBB4 | RES 6,H |
| CB4D | BIT 1,L | CB81 | RES 0,C | CBB5 | RES 6,L |
| CB4E | BIT 1,(HL) | CB82 | RES 0,D | CBB6 | RES 6,(HL) |
| ( nn ) $=$ Address of memory location $\mathrm{d}=$ displacement <br> $\mathrm{n}=$ Data $(16$ bit) $\mathrm{d} 2=\mathrm{d}-2$ <br> $\mathrm{n}=$ Data $(8$-bit) $)$  |  |  |  |  |  |

12.16 Instruction Set: Numerical Order (Continued)


| Op Code | Mnemonic |
| :---: | :---: |
| DD66d | LD H, (IX + d) |
| DD6Ed | LD L, (IX + d) |
| DD70d | LD (IX +d ), B |
| DD71d | LD (IX+d), C |
| DD72d | LD (IX+d), D |
| DD73d | LD (IX+d), E |
| DD74d | LD (IX+d), H |
| DD75d | LD (IX+d), L |
| DD77d | LD ( $\mathrm{IX}+\mathrm{d}$ ), A |
| DD7Ed | LD A, (IX + d) |
| DD86d | ADD A, (IX + d) |
| DD8Ed | ADC A, (IX+d) |
| DD96d | SUB (IX + d) |
| DD9Ed | SBC A, (IX + d) |
| DDA6d | AND (IX +d ) |
| DDAEd | XOR (IX+d) |
| DDB6d | OR (IX+d) |
| DDBEd | $C P(I X+d)$ |
| DDCBd06 | RLC (IX +d ) |
| DDCBd0E | RRC (IX +d ) |
| DDCBd16 | $R L$ (IX+d) |
| DDCBd1E | RR (IX +d ) |
| DDCBd26 | SLA (IX + d ) |
| DDCBd2E | SRA (IX + d) |
| DDCBd3E | SRL (IX + d) |
| DDCBd46 | BIT 0,(IX+d) |
| DDCBd4E | BIT 1,(IX+d) |
| DDCBd56 | BIT 2,(IX+d) |
| DDCBd5E | BIT 3,(IX+d) |
| DDCBd66 | BIT 4,(IX+d) |
| DDCBd6E | BIT 5,(IX+d) |
| DDCBd76 | BIT 6,(IX+d) |
| DDCBd7E | BIT 7,(IX+d) |
| DDCBd86 | RES 0,(IX+d) |
| DDCBd8E | RES 1,(IX+d) |
| DDCBd96 | RES 2,(IX + d) |
| DDCBd9E | RES 3,(IX+d) |
| DDCBdA6 | RES 4,(IX+d) |
| DDCBdAE | RES 5,(IX+d) |
| DDCBdB6 | RES 6,(IX+d) |
| DDCBdBE | RES 7,(IX+d) |
| DDCBdC6 | SET 0,(IX + d) |
| DDCBdCE | SET 1,(IX + d) |
| DDCBdD6 | SET 2,(IX + d) |
| DDCBdDE | SET 3,(IX + d) |
| DDCBdE6 | SET 4,(IX+d) |
| DDCBdEE | SET 5,(IX+d) |
| DDCBdF6 | SET 6,(IX+d) |
| DDCBdFE | SET 7,(IX+d) |
| DDE1 | POP IX |
| DDE3 | EX (SP), IX |
| DDE5 | PUSH IX |
| DDE9 | JP (IX) |

$\mathrm{nn}=$ Data $(16$ bit $) \quad \mathrm{d} 2=\mathrm{d}-2$
$\mathrm{n}=$ Data ( 8 -bit)

| 12.16 Instruction Set: Numerical Order (Continued) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Op Code | Mnemonic | Op Code | Mnemonic | Op Code | Mnemonic |
| DDF9 | LD SP,IX | ED7Bnn | LD SP,(nn) | FD73d | LD ( $\mathrm{IY}+\mathrm{d}$ ), E |
| DEn | SCB A,n | EDA0 | LDI | FD74d | LD ( $\mathrm{IY}+\mathrm{d}$ ), H |
| DF | RST 18H | EDA1 | CPI | FD75d | LD ( $\mathrm{IY}+\mathrm{d}$ ), L |
| E0 | RET PO | EDA2 | INI | FD77d | LD ( $1 Y+d), A$ |
| E1 | POP HL | EDA3 | OUTI | FD7Ed | LD A, (IY + d) |
| E2nn | JP PO,nn | EDA8 | LDD | FD86d | ADD A, $(1 Y+d)$ |
| E3 | EX (SP), HL | EDA9 | CPD | FD8Ed | ADC A, $(1 Y+d)$ |
| E4nn | CALL PO,nn | EDAA | IND | FD96d | SUB ( $1 Y+\mathrm{d}$ ) |
| E5 | PUSH HL | EDAB | OUTD | FD9Ed | SBC A, (IY+d) |
| E6n | AND $n$ | EDB0 | LDIR | FDA6d | AND ( $1 Y+d$ ) |
| E7 | RST 20H | EDB1 | CPIR | FDAEd | XOR ( $\mathrm{I} Y+\mathrm{d}$ ) |
| E8 | RET PE | EDB2 | INIR | FDB6d | OR ( $1 Y+d)$ |
| E9 | JP (HL) | EDB3 | OTIR | FDBEd | $C P(1 Y+d)$ |
| EAnn | JP PE,nn | EDB8 | LDDR | FDE1 | POP IY |
| EB | EX DE,HL | EDB9 | CPDR | FDE3 | EX (SP), IY |
| ECnn | CALL PE,nn | EDBA | INDR | FDE5 | PUSH IY |
| ED40 | IN B, (C) | EDBB | OTDR | FDE9 | JP (IY) |
| ED41 | OUT (C), B | EEn | XOR $n$ | FDF9 | LD SP,IY |
| ED42 | SBC HL, BC | EF | RST 28 H | FDCBd06 | RLC ( $1 Y+d$ ) |
| ED43nn | LD (nn), BC | F0 | RET P | FDCBd0E | RRC ( $1 Y+d$ ) |
| ED44 | NEG | F1 | POP AF | FDCBd16 | $R L(I Y+d)$ |
| ED45 | RETN | F2nn | JP P,nn | FDCBd1E | $R \mathrm{R}(\mathrm{IY}+\mathrm{d})$ |
| ED46 | IM 0 | F3 | DI | FDCBd26 | SLA ( $1 Y+d$ ) |
| ED47 | LD I,A | F4nn | CALL P,nn | FDCBd2E | SRA ( $1 Y+d$ ) |
| ED48 | IN C,(C) | F5 | PUSH AF | FDCBd3E | SRL (IY+d) |
| ED49 | OUT (C), C | F6n | OR $n$ | FDCBd46 | BIT 0,(IY+d) |
| ED4A | ADC HL, BC | F7 | RST 30H | FDCBd4E | BIT 1,(IY+d) |
| ED4Bnn | LD BC,(nn) | F8 | RET M | FDCBd56 | BIT 2,(IY+d) |
| ED4D | RETI | F9 | LD SP,HL | FDCBd5E | BIT 3,(IY+d) |
| ED50 | IN D,(C) | FAnn | JP M, nn | FDCBd66 | BIT 4,(IY+d) |
| ED51 | OUT (C), D | FB | El | FDCBd6E | BIT 5,(IY+d) |
| ED52 | SBC HL,DE | FCnn | CALL M,nn | FDCBd76 | BIT 6,(IY+d) |
| ED53nn | LD (nn),DE | FD09 | ADD IY,BC | FDCBd7E | BIT 7, (IY+d) |
| ED56 | IM 1 | FD19 | ADD IY, DE | FDCBd86 | RES 0,(IY + d) |
| ED57 | LD A, I | FD21nn | LD IY,nn | FDCBd8E | RES 1, (IY + d) |
| ED58 | IN E,(C) | FD22nn | LD (nn), IY | FDCBd96 | RES 2, $(1 Y+d)$ |
| ED59 | OUT (C), E | FD23 | INC IY | FDCBd9E | RES $3,(I Y+d)$ |
| ED5A | ADC HL,DE | FD29 | ADD IY,IY | FDCBdA6 | RES 4, (IY + d) |
| ED5Bnn | LD DE,(nn) | FD2Ann | LD IY,(nn) | FDCBdAE | RES 5,(IY+d) |
| ED5E | IM 2 | FD2B | DEC IY | FDCBdB6 | RES 6, (IY + d) |
| ED60 | IN H,(C) | FD34d | INC ( $\mathrm{IY}+\mathrm{d}$ ) | FDCBdBE | RES 7, (IY + d) |
| ED61 | OUT (C), H | FD35d | DEC ( $\mathrm{IY}+\mathrm{d}$ ) | FDCBdC6 | SET 0,(IY + d) |
| ED62 | SBC HL, HL | FD36dn | LD ( $1 Y+d$ ), $n$ | FDCBdCE | SET 1,(IY + d) |
| ED67 | RRD | FD39 | ADD IY,SP | FDCBdD6 | SET 2,(IY + d) |
| ED68 | IN L,(C) | FD46d | LD B, (IY + d) | FDCBdDE | SET 3,(IY + d) |
| ED69 | OUT (C), L | FD4Ed | LD C, (IY + d) | FDCBdE6 | SET 4,(IY + d) |
| ED6A | ADC HL, HL | FD56d | LD D, (IY + d) | FDCBdEE | SET 5,(IY + d) |
| ED6F | RLD | FD5Ed | LD E, (IY + d) | FDCBdF6 | SET 6,(IY + d) |
| ED72 | SBC HL, SP | FD66d | LD H, (IY + d) | FDCBdFE | SET 7,(IY + d) |
| ED73nn | LD (nn),SP | FD6Ed | LD L, (IY + d) | FEn | CP $n$ |
| ED78 | IN A,(C) | FD70d | LD ( $\mathrm{I}+\mathrm{d}$ ), B | FF | RST 38H |
| ED79 | OUT (C), A | FD71d | LD ( $\mathrm{I} Y+\mathrm{d}$ ), C |  |  |
| ED7A | ADC HL, SP | FD72d | LD (IY + d), D |  |  |
| $(\mathrm{nn})=$ Address of memory location $\mathrm{d}=$ displacement <br> $\mathrm{nn}=$ Data $(16$ bit $)$ $\mathrm{d} 2=\mathrm{d}-2$ |  |  |  |  |  |

### 13.0 Data Acquisition System

A natural application for the NSC800 is one that requires remote operation. Since power consumption is low if the system consists of only CMOS components, the entire package can conceivably operate from only a battery power source. In the application described herein, the only source of power will be from a battery pack composed of a stacked array of NiCad batteries (see Figure 20).
The application is that of a remote data acquisition system. Extensive use is made of some of the other LSI CMOS components manufactured by National: notably the ADC0816 and MM58167. The ADC0816 is a 16-channel analog-todigital converter which operates from a 5 V source. The MM58167 is a microprocessor-compatible real-time clock (RTC). The schematic for this system is shown in Figure 20. All the necessary features of the system are contained in six integrated circuits: NSC800, NSC810A, NSC831, HN6136P, ADC0816, and MM58167. Some other small scale integration CMOS components are used for normal interface requirements. To reduce component count, linear selection techniques are used to generate chip selects for the NSC810A and NSC831. Included also is a current loop communication link to enable the remote system to transfer data collected to a host system.
In order to keep component count low and maximize effectiveness, many of the features of the NSC800 family have been utilized. The RAM section of the NSC810A is used as a data buffer to store intermediate measurements and as scratch pad memory for calculations. Both timers contained in the NSC810A are used to produce the clocks required by the A/D converter and the RTC. The Power-Save feature of the NSC800 makes it possible to reduce system power consumption when it is not necessary to collect any data. One of the analog input channels of the A/D is connected to the battery pack to enable the CPU to monitor its own voltage supply and notify the host that a battery change is needed. In operation, the NSC800 makes readings on various input conditions through the ADC0816. The type of devices connected to the A/D input depends on the nature of the remote environment. For example, the duties of the remote system might be to monitor temperature variations in a large building. In this case, the analog inputs would be connected to temperature transducers. If the system is situated in a process control environment, it might be monitoring fluid flow, temperatures, fluid levels, etc. In either case, operation would be necessary even if a power failure occurred, thus
the need for battery operation or at least battery backup. At some fixed times or at some particular time durations, the system takes readings by selecting one of the analog input channels, commands the A/D to perform a conversion, reads the data, and then formats it for transmission; or, the system checks the readings against set points and transmits a warning if the set points are exceeded. With the addition of the RTC, the host need not command the remote system to take these readings each time it is necessary. The NSC800 could simply set up the RTC to interrupt it at a previously defined time and when the interrupt occurs, make the readings. The resultant values could be stored in the NSC810A for later correlation. In the example of temperature monitoring in a building, it might be desired to know the high and low temperatures for a 12 -hour period. After compiling the information, the system could dump the data to the host over the communications link. Note from the schematic that the current for the communication link is supplied by the host to remove the constant current drain from the battery supply.
The required clocks for the two peripheral devices are generated by the two timers in the NSC810A. Through the use of various divisors, the master clock generated by the NSC800 is divided down to produce the clocks. Four examples are shown in the table following Figure 20.
All the crystal frequencies are standard frequencies. The various divisors listed are selected to produce, from the master clock frequency of the NSC800, an exact $32,768 \mathrm{~Hz}$ clock for the MM58167 and a clock within the operating range of the A/D converter.
The MM58167 is a programmable real-time clock that is microprocessor compatible. Its data format is BCD. It allows the system to program its interrupt register to produce an interrupt output either on a time of day match (which includes the day of the week, the date and month) and/or every month, week, day, hour, minute, second, or tenth of a second. With this capability added to the system, precise time of day measurements are possible without having the CPU do timekeeping. The interrupt output can be connected, through the use of one port bit of the NSC810A, to put the CPU in the power-save mode and reenable it at a preset time. The interrupt output is also connected to one of the hardware restart inputs (RSTB) to enable time duration measurements. This power-down mode of operation would not be possible if the NSC800 had the duties of timekeep-
13.0 Data Acquisition System (Continued)


### 13.0 Data Acquisition System (Continued)

ing. When in the power-save mode, the system power requirements are decreased by about $50 \%$, thus extending battery life.
Communication with the peripheral devices (MM58167 and ADC0816) is accomplished through the I/O ports of the NSC810A and NSC831. The peripheral devices are not connected to the bus of the NSC800 as they are not directly compatible with a multiplexed bus structure. Therefore, additional components would be required to place them on the microprocessor bus. Writing data into the MM58167 is performed by first putting the desired data on Port A, followed by selecting the address of the internal register and applying the chip select through the use of Port B. A bit set and clear operation is performed to emulate a pulse on the bit of Port $B$ connected to the $\overline{W R}$ input of the MM58167. For a read operation, the same sequence of operations is performed except that Port A is set for the input mode of operation and the RD line is pulsed. Similar techniques are used to read converted data from the A/D converter. When a conversion is desired, the CPU selects a channel and commands the ADC0816 to start a conversion. When the conversion is complete, the converter will produce an End-of-Conversion
signal which is connected to the $\overline{\text { RSTA }}$ interrupt input of the NSC800.
When operating, the system shown consumes about 125 mw . When in the power-save mode, power consumption is decreased to about 70 mw . If, as is likely, the system is in the power-save mode most of the time, battery life can be quite long depending on the amp-hour rating of the batteries incorporated into the system. For example, if the battery pack is rated at 5 amp -hours, the system should be able to operate for about 400-500 hours before a battery charge or change is required.
As shown in the schematic (refer to Figure 20), analog input INO is connected to the battery source. In this way, the CPU can monitor its own power source and notify the host that it needs a battery replacement or charge. Since the battery source shown is a stacked array of 7 NiCads producing 8.4 V , the converter input is connected in the middle so that it can take a reading on two or three of the cells. Since NiCad batteries have a relatively constant voltage output until very nearly discharged, the CPU can sense that the "knee" of the discharge curve has been reached and notify the host.

Typical Timer Output Frequencies

| Crystal Frequency | CPU Clock Output | Timer 0 Output | Timer 1 Output |
| :---: | :---: | :---: | :---: |
| 2.097152 MHz | 1.048576 MHz | 262.144 kHz | 32.768 kHz |
|  |  | divisor $=4$ | divisor $=8$ |
| 3.276800 MHz | 1.638400 MHz | 327.680 kHz | 32.768 kHz |
|  |  | divisor $=5$ | divisor $=10$ |
| 4.194304 MHz | 2.097152 MHz | 262.144 kHz | 32.768 kHz |
|  |  | divisor $=8$ | divisor $=8$ |
| 4.915200 MHz | 2.457600 MHz | 491.520 kHz | 32.768 kHz |
|  |  | divisor $=5$ | divisor $=15$ |

### 14.0 NSC800M/883B MIL-STD-833 Class C Screening

National Semiconductor offers the NSC800D and NSC800E with full class B screening per MIL-STD-883 for Military/ Aerospace programs requiring high reliability. In addition, this screening is available for all of the key NSC800 peripheral devices.

Electrical testing is performed in accordance with RESTS800X, which tests or guarantees all of the electrical performance characteristics of the NSC800 data sheet. A copy of the current revision of RETS800X is available upon request.

100\% Screening Flow

| Test | MIL-STD-883 Method/Condition | Requirement |
| :---: | :---: | :---: |
| Internal Visual | 2010B | 100\% |
| Stabilization Bake | $1008 \mathrm{C} 24 \mathrm{Hrs}$. @ +150 ${ }^{\circ} \mathrm{C}$ | 100\% |
| Temperature Cycling | 1010 C 10 Cycles $-65^{\circ} \mathrm{C} /+150^{\circ} \mathrm{C}$ | 100\% |
| Constant Acceleration | 2001 E 30,000 G's, Y1 Axis | 100\% |
| Fine Leak | 1014 A or B | 100\% |
| Gross Leak | 1014C | 100\% |
| Burn-In | 1015160 Hrs. @ + $125^{\circ} \mathrm{C}$ (using burn-in circuits shown below) | 100\% |
| Final Electrical | $+25^{\circ} \mathrm{C}$ DC per RETS800X | 100\% |
| PDA | 10\% Max |  |
|  | $+125^{\circ} \mathrm{C}$ AC and DC per RETS800X | 100\% |
|  | $-55^{\circ} \mathrm{C}$ AC and DC per RETS800X | 100\% |
|  | $+25^{\circ} \mathrm{C}$ AC per RETS800X | 100\% |
| QA Acceptance | 5005 | Sample Per |
| Quality Conformance |  | Method 5005 |
| External Visual | 2009 | 100\% |

### 15.0 Burn-In Circuits <br> 5240HR

 NSC800D/883B (Dual-In-Line)

5241HR NSC800E/883B (Leadless Chip Carrier)


All resistors $2.7 \mathrm{k} \Omega$ unless marked otherwise.
Note 1: All resistors are $1 / 4 \mathrm{~W} \pm 5 \%$ unless otherwise specified.
Note 2: All clocks 0 V to $3 \mathrm{~V}, 50 \%$ duty cycle, in phase with $<1 \mu \mathrm{~s}$ rise and fall time. Note 3: Device to be cooled down under power after burn-in.

### 16.0 Ordering Information



Note 1: Do not specify a temperature option; all parts are screened to military temperature.

### 17.0 Reliability Information

Gate Count 2750
Transistor Count 11,000

Physical Dimensions inches (millimeters)


Hermetic Dual-In-Line Package (D)
Order Number NSC800D
NS Package Number D40C

NSC800 High-Performance Low-Power CMOS Microprocessor
Physical Dimensions inches (millimeters) (Continued)

Plastic Chip Carrier (V)
Order Number NSC800V
NS Package Number V44A

## LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

| National Semiconductor Corporation <br> 1111 West Bardin Road Arlington, TX 76017 <br> Tel: 1(800) 272-9959 <br> Fax: 1(800) 737-7018 | National Semiconductor Europe <br> Fax: (+49) 0-180-530 8586 <br> Email: cnjwge @tevm2.nsc.com <br> Deutsch Tel: (+49) 0-180-530 8585 <br> English Tel: $(+49)$ 0-180-532 7832 <br> Français Tel: $(+49)$ 0-180-532 9358 <br> Italiano Tel: $(+49)$ 0-180-534 1680 | National Semiconductor Hong Kong Ltd. <br> 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong <br> Tel: (852) 2737-1600 <br> Fax: (852) 2736-9960 | National Semiconductor Japan Ltd. <br> Tel: 81-043-299-2309 <br> Fax: 81-043-299-2408 |
| :---: | :---: | :---: | :---: |


[^0]:    NSC800™ is a trademark of National Semiconductor Corp.
    RI-STATE is a registed
    $Z 80^{\circ}$ is a registered trademark of Zilog Corp.

