

TP3040, TP3040A PCM Monolithic Filter

General Description

The TP3040/TP3040A filter is a monolithic circuit containing both transmit and receive filters specifically designed for PCM CODEC filtering applications in 8 kHz sampled systems.

The filter is manufactured using microCMOS technology and switched capacitor integrators are used to simulate classical LC ladder filters which exhibit low component sensitivity.

TRANSMIT FILTER STAGE

The transmit filter is a fifth order elliptic low pass filter in series with a fourth order Chebyshev high pass filter. It provides a flat response in the passband and rejection of signals below 200 Hz and above 3.4 kHz.

RECEIVE FILTER STAGE

The receive filter is a fifth order elliptic low pass filter designed to reconstruct the voice signal from the decoded/demultiplexed signal which, as a result of the sampling process, is a stair-step signal having the inherent $\sin x/x$ frequency response. The receive filter approximates the function required to compensate for the degraded frequency response and restore the flat passband response.

Features

- Designed for D3/D4 and CCITT applications
- +5V, -5V power supplies
- Low power consumption:
 - 45 mW (0 dBm0 into 600 Ω)
 - 30 mW (power amps disabled)
- Power down mode: 0.5 mW
- 20 dB gain adjust range
- No external anti-aliasing components
- $\sin x/x$ correction in receive filter
- 50/60 Hz rejection in transmit filter
- TTL and CMOS compatible logic
- All inputs protected against static discharge due to handling

Block Diagram




FIGURE 1

TL/H/6660-1

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltages	±7V
Power Dissipation	1 W/Package
Input Voltage	±7V
Voltage at Any Input or Output	$V_{CC} + 0.3V$ to $V_{BBV} - 0.3V$

Output Short-Circuit Duration	Continuous
Operating Temperature Range	-25°C to +125°C
Storage Temperature	-65°C to +150°C
Lead Temperature (Soldering, 10 seconds)	300°C
ESD Rating to be determined	

DC Electrical Characteristics Unless otherwise noted, limits printed in **BOLD** characters are guaranteed for $V_{CC} = +5.0V \pm 5\%$, $V_{BB} = -5.0V \pm 5\%$; $T_A = 0^\circ C$ to $70^\circ C$ by correlation with 100% electrical testing at $T_A = 25^\circ C$. All other limits are assured by correlation with other production tests and/or product design and characterization. Typicals specified at $V_{CC} = +5.0V$, $V_{BB} = -5.0V$, $T_A = 25^\circ C$. Clock frequency is 2.048 MHz. Digital interface voltages measured with respect to digital ground, GNDD. Analog voltages measured with respect to analog ground, GNDA.

Symbol	Parameter	Conditions	Min	Typ	Max	Units
POWER DISSIPATION						
I_{CC0}	V_{CC} Standby Current	$V_{CC} = 5.25V$, $V_{BB} = -5.25V$, CLK0 and PWRI = -5.25V (Note 6) All other pins at GND (0V) TP3040, TP3040A		50	100	μA
I_{BB0}	V_{BB} Standby Current	$V_{CC} = 5.25V$, $V_{BB} = -5.25V$, CLK0 and PWRI = -5.25V (Note 6) All other pins at GND (0V) TP3040, TP3040A		50	100	μA
I_{CC1}	V_{CC} Operating Current	PWRI = V_{BB} , Power Amp Inactive		3.0	4.0	mA
I_{BB1}	V_{BB} Operating Current	PWRI = V_{BB} , Power Amp Inactive		3.0	4.0	mA
I_{CC2}	V_{CC} Operating Current	(Note 1)		4.6	6.4	mA
I_{BB2}	V_{BB} Operating Current	(Note 1)		4.6	6.4	mA
DIGITAL INTERFACE						
I_{INC}	Input Current, CLK	$V_{BB} \leq V_{IN} \leq V_{CC}$	-10		10	μA
I_{INP}	Input Current, PDN	$V_{BB} \leq V_{IN} \leq V_{CC}$	-100			μA
I_{IN0}	Input Current, CLK0	$V_{BB} \leq V_{IN} \leq V_{CC} - 0.5V$	-10		-0.1	μA
V_{IL}	Input Low Voltage, CLK, PDN		0		0.8	V
V_{IH}	Input High Voltage, CLK, PDN		2.2		V_{CC}	V
V_{IL0}	Input Low Voltage, CLK0		V_{BB}		$V_{BB} + 0.5$	V
V_{II0}	Input Intermediate Voltage, CLK0		-0.8		0.8	V
V_{IH0}	Input High Voltage, CLK0		$V_{CC} - 0.5$		V_{CC}	V
TRANSMIT INPUT OP AMP						
I_{BxI}	Input Leakage Current, V_{FxI}	$-3.2V \leq V_{IN} \leq +3.2V$	-100		100	nA
R_{IxI}	Input Resistance, V_{FxI}	$V_{BB} \leq V_{FxI} \leq V_{CC}$	10			M Ω
V_{OSxI}	Input Offset Voltage, V_{FxI}	$-2.5V \leq V_{IN} \leq +2.5V$	-20		20	mV
V_{CM}	Common-Mode Range, V_{FxI}		-2.5		2.5	V
CMRR	Common-Mode Rejection Ratio	$-2.5V \leq V_{IN} \leq 2.5V$	60			dB
PSRR	Power Supply Rejection of V_{CC} or V_{BB}		60			dB
R_{OL}	Open Loop Output Resistance, GS_x			1		k Ω
R_L	Minimum Load Resistance, GS_x		10			k Ω
C_L	Maximum Load Capacitance, GS_x				100	pF
VO_{xI}	Output Voltage Swing, GS_x	$R_L \geq 10k$		± 2.5		V
AV_{OL}	Open Loop Voltage Gain, GS_x	$R_L \geq 10k$		5,000		V/V
F_c	Open Loop Unity Gain Bandwidth, GS_x			2		MHz

AC Electrical Characteristics

Unless otherwise specified, $T_A = 25^\circ\text{C}$. All parameters are specified for a signal level of 0 dBm0 at 1 kHz. The 0 dBm0 level is assumed to be 1.54 Vrms measured at the output of the transmit or receive filter. Limits printed in **BOLD** characters are guaranteed for $V_{CC} = +5.0\text{V} \pm 5\%$, $V_{BB} = -5.0\text{V} \pm 5\%$; $T_A = 0^\circ\text{C}$ to 70°C by correlation with 100% electrical testing at $T_A = 25^\circ\text{C}$. All other limits are assured by correlation with other production tests and/or product design and characterization. Typicals specified at $V_{CC} = +5.0\text{V}$, $V_{BB} = -5.0\text{V}$, $T_A = 25^\circ\text{C}$.

Symbol	Parameter	Conditions	Min	Typ	Max	Units
TRANSMIT FILTER (Transmit filter input op amp set to the non-inverting unity gain mode, with $V_{F_xI} = 1.09$ Vrms unless otherwise noted.)						
RL_x	Minimum Load Resistance, V_{F_xO}	$-2.5\text{V} < V_{OUT} < 2.5\text{V}$ $-3.2\text{V} < V_{OUT} < 3.2\text{V}$	3 10			k Ω k Ω
CL_x	Load Capacitance, V_{F_xO}				100	pF
RO_x	Output Resistance, V_{F_xO}			1	3	Ω
PSRR1	V_{CC} Power Supply Rejection, V_{F_xO}	$f = 1$ kHz, $V_{F_xI} = 0$ Vrms	30			dB
PSRR2	V_{BB} Power Supply Rejection, V_{F_xO}	Same as Above	35			dB
GA_x	Absolute Gain	$f = 1$ kHz (TP3040A) $f = 1$ kHz (TP3040)	2.9 2.875	3.0 3.0	3.1 3.125	dB dB
GR_x	Gain Relative to GA_x	Below 50 Hz 50 Hz 60 Hz 200 Hz (TP3040A) 200 Hz (TP3040) 300 Hz to 3 kHz (TP3040A) 300 Hz to 3 kHz (TP3040) 3.3 kHz 3.4 kHz 4.0 kHz 4.6 kHz and Above	 -1.5 -1.5 -0.125 -0.15 -0.35 -0.70	 -15	 0 0.05 0.125 0.15 0.03 -0.1 -14 -32	dB dB dB dB dB dB dB dB dB dB dB
DA_x	Absolute Delay at 1 kHz				250	μs
DD_x	Differential Envelope Delay from 1 kHz to 2.6 kHz				60	μs
DP_{x1}	Single Frequency Distortion Products				-48	dB
DP_{x2}	Distortion at Maximum Signal Level	0.16 Vrms, 1 kHz Signal Applied to V_{F_xI+} , Gain = 20 dB, $R_L = 10\text{k}$			-45	dB
NC_{x1}	Total C Message Noise at V_{F_xO}	TP3040, TP3040A		2	5	dBm0
NC_{x2}	Total C Message Noise at V_{F_xO}	Gain Setting Op Amp at 20 dB, Non-Inverting (Note 3) $T_A = 0^\circ\text{C}$ to 70°C TP3040, TP3040A		3	6	dBm0
GA_{xT}	Temperature Coefficient of 1 kHz Gain			0.0004		dB/ $^\circ\text{C}$
GA_{xS}	Supply Voltage Coefficient of 1 kHz Gain	$V_{CC} = 5.0\text{V} \pm 5\%$ $V_{BB} = -5.0\text{V} \pm 5\%$		0.01		dB/V
CT_{RX}	Crosstalk, Receive to Transmit $20 \log \frac{V_{F_xO}}{V_{F_R O}}$	Receive Filter Output = 2.2 Vrms $V_{F_xI+} = 0$ Vrms, $f = 0.2$ kHz to 3.4 kHz Measure V_{F_xO}			-70	dB
GR_{xL}	Gaintracking Relative to GA_x	Output Level = +3 dBm0 +2 dBm0 to -40 dBm0 -40 dBm0 to -55 dBm0	-0.1 -0.05 -0.1		0.1 0.05 0.1	dB dB dB

AC Electrical Characteristics (Continued)

Unless otherwise specified, $T_A = 25^\circ\text{C}$. All parameters are specified for a signal level of 0 dBm0 at 1 kHz. The 0 dBm0 level is assumed to be 1.54 Vrms measured at the output of the transmit or receive filter. Limits printed in **BOLD** characters are guaranteed for $V_{CC} = +5.0\text{V} \pm 5\%$, $V_{BB} = -5.0\text{V} \pm 5\%$; $T_A = 0^\circ\text{C}$ to 70°C by correlation with 100% electrical testing at $T_A = 25^\circ\text{C}$. All other limits are assured by correlation with other production tests and/or product design and characterization. Typical values specified at $V_{CC} = +5.0\text{V}$, $V_{BB} = -5.0\text{V}$, $T_A = 25^\circ\text{C}$.

Symbol	Parameter	Conditions	Min	Typ	Max	Units
RECEIVE FILTER (Unless otherwise noted, the receive filter is preceded by a sin x/x filter with an input signal level of 1.54 Vrms.)						
I_{BR}	Input Leakage Current, V_{FR1}	$-3.2\text{V} \leq V_{IN} \leq 3.2\text{V}$	-100		100	nA
R_{IR}	Input Resistance, V_{FR1}		10			M Ω
R_{OR}	Output Resistance, V_{FR0}			1	3	Ω
C_{LR}	Load Capacitance, V_{FR0}				100	pF
R_{LR}	Load Resistance, V_{FR0}		10			k Ω
PSRR3	Power Supply Rejection of V_{CC} or V_{BB} , V_{FR0}	V_{FR1} Connected to GNDA $f = 1$ kHz	35			dB
V_{OSR0}	Output DC Offset, V_{FR0}	V_{FR1} Connected to GNDA	-200		200	mV
G_{AR}	Absolute Gain	$f = 1$ kHz (TP3040A) $f = 1$ kHz (TP3040)	-0.1 -0.125	0 0	0.1 0.125	dB dB
G_{RR}	Gain Relative to Gain at 1 kHz	Below 300 Hz 300 Hz to 3.0 kHz (TP3040A) 300 Hz to 3.0 kHz (TP3040) 3.3 kHz 3.4 kHz 4.0 kHz 4.6 kHz and Above	-0.125 -0.15 -0.35 -0.7		0.125 0.125 0.15 0.03 -0.1 -14 -32	dB dB dB dB dB dB dB
D_{AR}	Absolute Delay at 1 kHz				140	μs
D_{DR}	Differential Envelope Delay 1 kHz to 2.6 kHz				100	μs
DP_{R1}	Single Frequency Distortion Products	$f = 1$ kHz			-48	dB
DP_{R2}	Distortion at Maximum Signal Level	2.2 Vrms Input to Sin x/x Filter, $f = 1$ kHz, $R_L = 10\text{k}$			-45	dB
NC_R	Total C-Message Noise at V_{FR0}	TP3040, TP3040A		3	5	dBm0
$G_{AR T}$	Temperature Coefficient of 1 kHz Gain			0.0004		dB/ $^\circ\text{C}$
$G_{AR S}$	Supply Voltage Coefficient of 1 kHz Gain			0.01		dB/V
CT_{XR}	Crosstalk, Transmit to Receive $20 \log \frac{V_{FR0}}{V_{FX0}}$	Transmit Filter Output = 2.2 Vrms $V_{FR1} = 0$ Vrms, $f = 0.3$ kHz to 3.4 kHz Measure V_{FR0}			-70	dB
$G_{RR L}$	Gaintracking Relative to G_{AR}	Output Level = +3 dBm0 +2 dBm0 to -40 dBm0 -40 dBm0 to -55 dBm0 (Note 5)	-0.1 -0.05 -0.1		0.1 0.05 0.1	dB dB dB

AC Electrical Characteristics (Continued)

Unless otherwise specified, $T_A = 25^\circ\text{C}$. All parameters are specified for a signal level of 0 dBm0 at 1 kHz. The 0 dBm0 level is assumed to be 1.54 Vrms measured at the output of the transmit or receive filter. Limits printed in **BOLD** characters are guaranteed for $V_{CC} = +5.0\text{V} \pm 5\%$, $V_{BB} = -5.0\text{V} \pm 5\%$; $T_A = 0^\circ\text{C}$ to 70°C by correlation with 100% electrical testing at $T_A = 25^\circ\text{C}$. All other limits are assured by correlation with other production tests and/or product design and characterization. Typicals specified at $V_{CC} = +5.0\text{V}$, $V_{BB} = -5.0\text{V}$, $T_A = 25^\circ\text{C}$.

Symbol	Parameter	Conditions	Min	Typ	Max	Units
RECEIVE OUTPUT POWER AMPLIFIER						
IBP	Input Leakage Current, PWRI	$-3.2\text{V} \leq V_{IN} \leq 3.2\text{V}$	0.1		3	μA
RIP	Input Resistance, PWRI		10			$\text{M}\Omega$
ROP1	Output Resistance, PWRO+, PWRO-	Amplifiers Active		1		Ω
CLP	Load Capacitance, PWRO+, PWRO-				500	pF
GA_{p+} GA_{p-}	Gain, PWRI to PWRO+ Gain, PWRI to PWRO-	$R_L = 600\Omega$ Connected Between PWRO+ and PWRO-, Input Level = 0 dBm0 (Note 4)		1 -1		V/V V/V
GR_{pL}	Gaintracking Relative to 0 dBm0 Output Level, Including Receive Filter	$V = 2.05\text{ Vrms}$, $R_L = 600\Omega$ (Notes 4, 5)	-0.1		0.1	dB
		$V = 1.75\text{ Vrms}$, $R_L = 300\Omega$ (Notes 4, 5)	-0.1		0.1	dB
S/D _p	Signal/Distortion	$V = 2.05\text{ Vrms}$, $R_L = 600\Omega$ (Notes 4, 5) $V = 1.75\text{ Vrms}$, $R_L = 300\Omega$ (Notes 4, 5)			-45 -45	dB dB
VOSP	Output DC Offset, PWRO+, PWRO-	PWRI Connected to GNDA	-50		50	mV
PSRR5	Power Supply Rejection of V_{CC} or V_{BB}	PWRI Connected to GNDA	45			dB

Note 1: Maximum power consumption will depend on the load impedance connected to the power amplifier. This specification listed assumes 0 dBm is delivered to 600Ω connected from PWRO+ to PWRO-.

Note 2: Voltage input to receive filter at 0V, V_{FRO} connected to PWRI, 600Ω from PWRO+ to PWRO- . Output measured from PWRO+ to PWRO- .


Note 3: The 0 dBm0 level for the filter is assumed to be 1.54 Vrms measured at the output of the XMT or RCV filter.

Note 4: The 0 dBm0 level for the power amplifiers is load dependent. For $R_L = 600\Omega$ to GNDA, the 0 dBm0 level is 1.43 Vrms measured at the amplifier output. For $R_L = 300\Omega$ the 0 dBm0 level is 1.22 Vrms.

Note 5: V_{FRO} connected to PWRI, input signal applied to V_{FRI} .

Note 6: Previous revisions of the datasheet did not clearly indicate this specification requires power amps in powerdown (PWRI = -5.25V).

Typical Application



TL/H/6660-2



Note 1: Transmit voltage gain = $\frac{R_1 + R_2}{R_2} \times \sqrt{2}$ (The filter itself introduces a 3 dB gain), ($R_1 + R_2 \geq 10\text{k}$)

Note 2: Receive gain = $\frac{R_4}{R_3 + R_4}$
($R_3 + R_4 \geq 10\text{k}$)

Note: In the configuration shown, the receive filter power amplifiers will drive a 600Ω T to R termination to a maximum signal level of 8.5 dBm. An alternative arrangement, using a transformer winding ratio equivalent to 1.414:1 and 300Ω resistor, R_S , will provide a maximum signal level of 10.1 dBm across a 600Ω termination impedance.

FIGURE 2

Connection Diagrams



Description of Pin Functions

Symbol	Function
VFXI+	The non-inverting input to the transmit filter stage.
VFXI-	The inverting input to the transmit filter stage.
GSX	The output used for gain adjustments of the transmit filter.
VFRO	The low power receive filter output. This pin can directly drive the receive port of an electronic hybrid.
PWRI	The input to the receive filter differential power amplifier.
PWRO+	The non-inverting output of the receive filter power amplifier. This output can directly interface conventional transformer hybrids.
PWRO-	The inverting output of the receive filter power amplifier. This output can be used with PWRO+ to differentially drive a transformer hybrid.
VBB	The negative power supply pin. Recommended input is -5V.
VCC	The positive power supply pin. The recommended input is 5V.
VFRI	The input pin for the receive filter stage.

Symbol	Function								
GNDD	Digital ground input pin. All digital signals are referenced to this pin.								
CLK	Master input clock. Input frequency can be selected as 2.048 MHz, 1.544 MHz or 1.536 MHz.								
PDN	The input pin used to power down the TP3040/TP3040A during idle periods. Logic 1 (VCC) input voltage causes a power down condition. An internal pull-up is provided.								
CLKO	This input pin selects internal counters in accordance with the CLK input clock frequency:								
	<table border="1"> <thead> <tr> <th>CLK</th> <th>Connect CLK0 to:</th> </tr> </thead> <tbody> <tr> <td>2048 kHz</td> <td>VCC</td> </tr> <tr> <td>1544 kHz</td> <td>GNDD</td> </tr> <tr> <td>1536 kHz</td> <td>VBB</td> </tr> </tbody> </table>	CLK	Connect CLK0 to:	2048 kHz	VCC	1544 kHz	GNDD	1536 kHz	VBB
CLK	Connect CLK0 to:								
2048 kHz	VCC								
1544 kHz	GNDD								
1536 kHz	VBB								
GNDA	An internal pull-up is provided. Analog ground input pin. All analog signals are referenced to this pin. Not internally connected to GNDD.								
VFXO	The output of the transmit filter stage.								

Functional Description

The TP3040/TP3040A monolithic filter contains four main sections; Transmit Filter, Receive Filter, Receive Filter Power Amplifier, and Frequency Divider/Select Logic (*Figure 1*). A brief description of the circuit operation for each section is provided below.

TRANSMIT FILTER

The input stage of the transmit filter is a CMOS operational amplifier which provides an input resistance of greater than 10 M Ω , a voltage gain of greater than 5,000, low power consumption (less than 3 mW), high power supply rejection, and is capable of driving a 10 k Ω load in parallel with up to 25 pF. The inputs and output of the amplifier are accessible for added flexibility. Non-inverting mode, inverting mode, or differential amplifier mode operation can be implemented with external resistors. It can also be connected to provide a gain of up to 20 dB without degrading the overall filter performance.

The input stage is followed by a prefilter which is a two-pole RC active low pass filter designed to attenuate high frequency noise before the input signal enters the switched-capacitor high pass and low pass filters.

A high pass filter is provided to reject 200 Hz or lower noise which may exist in the signal path. The low pass portion of the switched-capacitor filter provides stopband attenuation which exceeds the D3 and D4 specifications as well as the CCITT G712 recommendations (*Figure 3*).

The output stage of the transmit filter, the postfilter, is also a two-pole RC active low pass filter which attenuates clock frequency noise by at least 40 dB. The output of the transmit filter is capable of driving a ± 3.2 V peak to peak signal into a 10 k Ω load in parallel with up to 25 pF.

RECEIVE FILTER

The input stage of the receive filter is a prefilter which is similar to the transmit prefilter. The prefilter attenuates high frequency noise that may be present on the receive input signal. A switched capacitor low pass filter follows the prefilter to provide the necessary passband flatness, stopband rejection and sin x/x gain correction. A postfilter which is similar to the transmit postfilter follows the low pass stage. It attenuates clock frequency noise and provides a low output impedance capable of directly driving an electronic subscriber-line-interface circuit (*Figure 3*).

RECEIVE FILTER POWER AMPLIFIERS

Two power amplifiers are also provided to interface to transformer coupled line circuits. These two amplifiers are driven by the output of the receive postfilter through gain setting resistors, R3, R4 (*Figure 2*). The power amplifiers can be deactivated, when not required, by connecting the power amplifier input (pin 5) to the negative power supply V_{BB} . This reduces the total filter power consumption by approximately 10 mW–20 mW depending on output signal amplitude.

POWER DOWN CONTROL

A power down mode is also provided. A logic 1 power down command applied on the PDN pin (pin 13) will reduce the total filter power consumption to less than 1 mW. Connect PDN to GNDD for normal operation.

FREQUENCY DIVIDER AND SELECT LOGIC CIRCUIT

This circuit divides the external clock frequency down to the switching frequency of the low pass and high pass switched capacitor filters. The divider also contains a TTL-CMOS interface circuit which converts the external TTL clock level to the CMOS logic level required for the divider logic. This interface circuit can also be directly driven by CMOS logic. A frequency select circuit is provided to allow the filter to operate with 2.048 MHz, 1.544 MHz or 1.536 MHz clock frequencies. By connecting the frequency select pin CLK0 (pin 14) to V_{CC} , a 2.048 MHz clock input frequency is selected. Digital ground selects 1.544 MHz and V_{BB} selects 1.536 MHz.

Applications Information

GAIN ADJUST


Figure 2 shows the signal path interconnections between the TP3040/TP3040A and the TP3020 signal-channel CODEC. The transmit RC coupling components have been chosen both for minimum passband droop and to present the correct impedance to the CODEC during sampling.

Optimum noise and distortion performance will be obtained from the TP3040/TP3040A filter when operated with system peak overload voltages of ± 2.5 V to ± 3.2 V at V_{F_xO} and V_{F_rO} . When interfacing to a PCM CODEC with a peak overload voltage outside this range, further gain or attenuation may be required.

BOARD LAYOUT


Care must be taken in PCB layout to minimize power supply and ground noise. Analog ground (GNDA) of each filter should be connected to digital ground (GNDD) at a single point, which should be bypassed to both power supplies. Further power supply decoupling adjacent to each filter and CODEC is recommended. Ground loops should be avoided, both between GNDA and GNDD and between the GNDA traces of adjacent filters and CODECS.

Typical Performance Characteristics



TL/H/6660-5


FIGURE 3



TL/H/6660-6

Physical Dimensions (Continued)

Lit. # 113919



20-Lead Plastic Chip Carrier
Order Number TP3040V or TP3040AV
NS Package Number V20A

V20A (REV L)

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation
1111 West Bardin Road
Arlington, TX 76017
Tel: 1(800) 272-9959
Fax: 1(800) 737-7018

National Semiconductor Europe
Fax: (+49) 0-180-530 85 86
Email: cnjwge@tevm2.nsc.com
Deutsch Tel: (+49) 0-180-530 85 85
English Tel: (+49) 0-180-532 78 32
Français Tel: (+49) 0-180-532 93 58
Italiano Tel: (+49) 0-180-534 16 80

National Semiconductor Hong Kong Ltd.
19th Floor, Straight Block,
Ocean Centre, 5 Canton Rd.
Tsimshatsui, Kowloon
Hong Kong
Tel: (852) 2737-1600
Fax: (852) 2736-9960

National Semiconductor Japan Ltd.
Tel: 81-043-299-2309
Fax: 81-043-299-2408

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.