FEATURES

- **High Accuracy: 0.075% Max**
- **Low Drift: 10ppm/°C Max**
- **Industrial Temperature Range SO-8 Package**
- Low Supply Current: 270µA Max
- Minimum Output Current: 20mA
- No Output Capacitor Required
- Reverse Battery Protection
- Minimum Input/Output Differential: 0.9V
- Available in Small MSOP Package

APPLICATIONS

- Handheld Instruments
- Precision Regulators
- A/D and D/A Converters
- Power Supplies
- Hard Disk Drives

DESCRIPTION

The LT®1460-10 is a micropower bandgap reference that combines very high accuracy and low drift with low power dissipation and small package size. This series reference uses curvature compensation to obtain a low temperature coefficient and trimmed precision thin-film resistors to achieve high output accuracy. The reference will supply up to 20mA, making it ideal for precision regulator applications, yet it is almost totally immune to input voltage variations.

This series reference provides supply current and power dissipation advantages over shunt references that must idle the entire load current to operate. Additionally, the LT1460-10 does not require an output capacitor, but it is stable with capacitive loads. This feature is important in critical applications where PC board space is a premium or fast settling is demanded. Reverse battery protection keeps the reference from conducting current and being damaged.

The LT1460-10 is available in the 8-lead MSOP, SO, PDIP and the 3-lead TO-92 packages. It is also available in the SOT-23 package; see separate data sheet LT1460S3-10 (SOT-23).

LT, LTC and LT are registered trademarks of Linear Technology Corporation.

TYPICAL APPLICATION

Basic Connection

1460-10 TA01

Typical Distribution of Output Voltage S8 Package

1460-10 TA02

ABSOLUTE MAXIMUM RATINGS

Input Voltage 30V
Reverse Voltage .... −15V
Output Short-Circuit Duration, T_A = 25°C .... 5 sec
Specified Temperature Range
  Commercial .... 0°C to 70°C
  Industrial .... −40°C to 85°C

Storage Temperature Range (Note 1) ... −65°C to 150°C
Lead Temperature (Soldering, 10 sec) .... 300°C

PACKAGE/ORDER INFORMATION

TOP VIEW

NC* 1 — 8 NC*
V_{IN} 2 — 7 NC*
NC* 3 — 6 V_{OUT}
GND 4 — 5 NC*

MS8 PACKAGE
8-LEAD PLASTIC MSOP

*CONNECTED INTERNALLY.
DO NOT CONNECT EXTERNAL
CIRCUITRY TO THESE PINS

T_{JMAX} = 150°C, θ_{JA} = 250°C/W

TOP VIEW

NC* 1 — 8 NC*
V_{IN} 2 — 7 NC*
NC* 3 — 6 V_{OUT}
GND 4 — 5 NC*

*CONNECTED INTERNALLY.
DO NOT CONNECT
EXTERNAL CIRCUITRY
TO THESE PINS

N8 PACKAGE   S8 PACKAGE
8-LEAD PDIP   8-LEAD PLASTIC SO

T_{JMAX} = 150°C, θ_{JA} = 130°C/W (N8)
T_{JMAX} = 150°C, θ_{JA} = 190°C/W (S8)

BOTTOM VIEW

3   2   1
V_{IN} V_{OUT} GND

Z PACKAGE
3-LEAD TO-92 PLASTIC
T_{JMAX} = 150°C, θ_{JA} = 160°C/W

ORDER PART NUMBER	ORDER PART NUMBER		ORDER PART NUMBER
LT1460CCMS8-10 LT1460FCMS8-10	LT1460ACN8-10 LT1460BIN8-10 LT1460DCN8-10 LT1460EIN8-10	LT1460ACS8-10 LT1460BIS8-10 LT1460DCS8-10 LT1460EIS8-10	LT1460GCZ-10 LT1460GIZ-10
MS8 PART MARKING	S8 PART MARKING		
LTAH LTAJ	1460A1 1460D1 460BI1 460EI1		

Consult factory for Military grade parts.

Available Options

TEMPERATURE	ACCURACY (%)	TEMPERATURE COEFFICIENT (ppm/°C)	PACKAGE TYPE			
			N8	S8	MS8	Z
0°C to 70°C	0.075	10	LT1460ACN8-10	LT1460ACS8-10		
−40°C to 85°C	0.10	10	LT1460BIN8-10	LT1460BIS8-10		
0°C to 70°C	0.10	15			LT1460CCMS8-10	
0°C to 70°C	0.10	20	LT1460DCN8-10	LT1460DCS8-10		
−40°C to 85°C	0.125	20	LT1460EIN8-10	LT1460EIS8-10		
0°C to 70°C	0.15	25			LT1460FCMS8-10	
0°C to 70°C	0.25	25				LT1460GCZ-10
−40°C to 85°C	0.25	25				LT1460GIZ-10

ELECTRICAL CHARACTERISTICS $V_{IN} = 12.5V$, $I_{OUT} = 0$, $T_A = 25°C$ unless otherwise specified.

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Output Voltage (Note 2)	LT1460ACN8, ACS8		9.9925 −0.075	10.000	10.0075 0.075	V %
	LT1460BIN8, BIS8, CCMS8, DCN8, DCS8		9.990 −0.10	10.000	10.010 0.10	V %
	LT1460EIN8, EIS8		9.9875 −0.125	10.000	10.0125 0.125	V %
	LT1460FCMS8		9.985 −0.15	10.000	10.015 0.15	V %
	LT1460GCZ, GIZ		9.975 −0.25	10.000	10.025 0.25	V %
Output Voltage Temperature Coefficient (Note 3)	$T_{MIN} \le T_J \le T_{MAX}$					
	LT1460ACN8, ACS8, BIN8, BIS8	●		5	10	ppm/°C
	LT1460CCMS8	●		7	15	ppm/°C
	LT1460DCN8, DCS8, EIN8, EIS8	●		10	20	ppm/°C
	LT1460FCMS8, GCZ, GIZ	●		12	25	ppm/°C
Line Regulation	$10.9V \le V_{IN} \le 12.5V$			30	60	ppm/V
		●			80	ppm/V
	$12.5V \le V_{IN} \le 20V$			10	25	ppm/V
		●			35	ppm/V
Load Regulation Sourcing (Note 4)	$I_{OUT} = 100\mu A$			1500	2800	ppm/mA
		●			3500	ppm/mA
	$I_{OUT} = 10mA$			80	135	ppm/mA
		●			180	ppm/mA
	$I_{OUT} = 20mA$ 0°C to 70°C			70	100	ppm/mA
		●			140	ppm/mA
Thermal Regulation (Note 5)	$\Delta P = 200mW$			0.5	2.5	ppm/mW
Dropout Voltage (Note 6)	$V_{IN} - V_{OUT}$, $\Delta V_{OUT} \le 0.1\%$, $I_{OUT} = 0$	●			0.9	V
	$V_{IN} - V_{OUT}$, $\Delta V_{OUT} \le 0.1\%$, $I_{OUT} = 10mA$				1.3	V
		●			1.4	V
Output Current	Short V_{OUT} to GND			40		mA
Reverse Leakage	$V_{IN} = -15V$	●		0.5	10	μA
Supply Current				190	270	μA
		●			360	μA
Output Voltage Noise (Note 7)	$0.1Hz \le f \le 10Hz$			40		μV_{P-P}
	$10Hz \le f \le 1kHz$			35		μV_{RMS}
Long-Term Stability of Output Voltage, S8 Pkg (Note 8)				40		$ppm/\sqrt{kHr}$
Hysteresis (Note 9)	$\Delta T = -40°C$ to $85°C$			160		ppm
	$\Delta T = 0°C$ to $70°C$			25		ppm

The ● denotes specifications which apply over the specified temperature range.

Note 1: If the part is stored outside of the specified temperature range, the output may shift due to hysteresis.

Note 2: ESD (Electrostatic Discharge) sensitive device. Extensive use of ESD protection devices are used internal to the LT1460-10, however, high electrostatic discharge can damage or degrade the device. Use proper ESD handling precautions.

Note 3: Temperature coefficient is measured by dividing the change in output voltage by the specified temperature range. Incremental slope is also measured at 25°C.

Note 4: Load regulation is measured on a pulse basis from no load to the specified load current. Output changes due to die temperature change must be taken into account separately.

Note 5: Thermal regulation is caused by die temperature gradients created by load current or input voltage changes. This effect must be added to normal line or load regulation. This parameter is not 100% tested.

3

ELECTRICAL CHARACTERISTICS

Note 6: Excludes load regulation errors.

Note 7: Peak-to-peak noise is measured with a single highpass filter at 0.1Hz and a 2-pole lowpass filter at 10Hz. The unit is enclosed in a still-air environment to eliminate thermocouple effects on the leads. The test time is 10 sec. RMS noise is measured with a single highpass filter at 10Hz and a 2-pole lowpass filter at 1kHz. The resulting output is full wave rectified and then integrated for a fixed period, making the final reading an average as opposed to RMS. A correction factor of 1.1 is used to convert from average to RMS and a second correction of 0.88 is used to correct for the nonideal bandpass of the filters.

Note 8: Long-term stability typically has a logarithmic characteristic and therefore, changes after 1000 hours tend to be much smaller than before that time. Total drift in the second thousand hours is normally less than

one third that of the first thousand hours with a continuing trend toward reduced drift with time. Significant improvement in long-term drift can be realized by preconditioning the IC with a 100 hour to 200 hour, 125°C burn-in. Long-term stability will also be affected by differential stresses between the IC and the board material created during board assembly. See PC Board Layout in the Applications Information section.

Note 9: Hysteresis in output voltage is created by package stress that differs depending on whether the IC was previously at a higher or lower temperature. Output voltage is always measured at 25°C, but the IC is cycled to 85°C or –40°C before successive measurements. Hysteresis is roughly proportional to the square of the temperature change. Hysteresis is not normally a problem for operational temperature excursions where the instrument might be stored at high or low temperature.

TYPICAL PERFORMANCE CHARACTERISTICS

Minimum Input/Output Voltage Differential



1460-10 G01

Load Regulation, Sourcing


1460-10 G02

Load Regulation, Sinking

1460-10 G03

**Output Voltage Temperature Drift**

1460-10 G04

Supply Current vs Input Voltage


1460-10 G05

Line Regulation

1460-10 G06

4

TYPICAL PERFORMANCE CHARACTERISTICS

Power Supply Rejection Ratio vs Frequency

1460-10 G07

Output Impedance vs Frequency

1460-10 G08

Transient Responses

I_{OUT} = 10mA   200μs/DIV   1460-10 G09

Output Voltage Noise Spectrum

1460-10 G10

Output Noise 0.1Hz to 10Hz

1460-10 G11

APPLICATIONS INFORMATION

Precision Regulator

The LT1460-10 is ideal as a precision regulator, and since it operates in series mode it does not require a current setting resistor. The reference can supply up to 20mA of load current with good transient response. Load regulation at 20mA output is typically 70ppm/mA meaning the output changes only 14mV.

Capacitive Loads

The LT1460-10 is designed to be stable with capacitive loads. With no capacitive load, the reference is ideal for fast settling or applications where PC board space is a premium. The test circuit shown in Figure 1 is used to measure the response time for various load currents and load capacitors. The 1V step from 10V to 9V produces a

APPLICATIONS INFORMATION

current step of 1mA or 100µA for R_L = 1k or R_L = 10k. Figure 2 shows the response of the reference with no load capacitance.

The reference settles to 10mV (0.1%) in 0.4µs for a 100µA pulse and to 0.1% in 0.8µs with a 1mA step. When load capacitance is greater than 0.01µF, the reference begins to ring due to the pole formed with the output impedance.

Figure 3 shows the response of the reference to a 1mA and 100µA load with a 0.01µF load capacitor.

Fast Turn-On

It is recommended to add a 0.1µF or larger input capacitor to the input pin of the LT1460-10. This helps stability with large load currents and speeds up turn-on. The LT1460-10 can start in 10µs, but it is important to limit the dv/dt of the input. Under light load conditions and with a very fast input, internal nodes overslew and this requires finite recovery time. Figure 4 shows the result of no bypass capacitance on the input and no output load. In this case the supply dv/dt is 12.5V in 30ns which causes internal overslew, and the output does not bias to 10V until 60µs. A 0.1µF input capacitor guarantees the part always starts quickly as shown in Figure 5.

Figure 1. Response Time Test Circuit


Figure 2. C_L = 0

Figure 3. C_L = 0.01µF

Figure 4. C_{IN} = 0

Figure 5. C_{IN} = 0.1µF

6

APPLICATIONS INFORMATION

Output Accuracy

Like all references, either series or shunt, the error budget of the LT1460-10 is made up of primarily three components: initial accuracy, temperature coefficient and load regulation. Line regulation is neglected because it typically contributes only 30ppm/V, or 300µV for a 1V input change. The LT1460-10 typically shifts less than 0.01% when soldered into a PCB, so this is also neglected (see PC Board Layout section). The output errors are calculated as follows for a 100µA load and 0°C to 70°C temperature range:

LT1460AC

Initial accuracy = 0.075%

For $I_O = 100µA$,

$$\Delta V_{OUT} = \left(\frac{3500\text{ppm}}{\text{mA}}\right)(0.1\text{mA})(10\text{V}) = 3.5\text{mV}$$

which is 0.035%.

For temperature 0°C to 70°C the maximum $\Delta T = 70°C$,

$$\Delta V_{OUT} = \left(\frac{10\text{ppm}}{°C}\right)(70°C)(10\text{V}) = 7\text{mV}$$

which is 0.07%.

Total worst-case output error is:
0.075% + 0.035% + 0.070% = 0.180%.

Table 1 gives worst-case accuracy for the LT1460AC, CC, DC, FC, GC from 0°C to 70°C and the LT1460BI, EI, GI from –40°C to 85°C.

PC Board Layout

In 13- to 16-bit systems where initial accuracy and temperature coefficient calibrations have been done, the mechanical and thermal stress on a PC board (in a cardcage for instance) can shift the output voltage and mask the true temperature coefficient of a reference. In addition, the mechanical stress of being soldered into a PC board can cause the output voltage to shift from its ideal value. Surface mount voltage references (MS8 and S8) are the most susceptible to PC board stress because of the small amount of plastic used to hold the lead frame.

A simple way to improve the stress-related shifts is to mount the reference near the short edge of the PC board, or in a corner. The board edge acts as a stress boundary, or a region where the flexure of the board is minimum. The package should always be mounted so that the leads absorb the stress and not the package. The package is generally aligned with the leads parallel to the long side of the PC board as shown in Figure 7a.

A qualitative technique to evaluate the effect of stress on voltage references is to solder the part into a PC board and deform the board a fixed amount as shown in Figure 6. The flexure #1 represents no displacement, flexure #2 is concave movement, flexure #3 is relaxation to no displacement and finally, flexure #4 is a convex movement. This motion is repeated for a number of cycles and the relative output deviation is noted. The result shown in Figure 7a is for two LT1460S8-10s mounted vertically and Figure 7b is for two LT1460S8-10s mounted horizontally. The parts oriented in Figure 7a impart less stress into the package because stress is absorbed in the leads. Figures 7a and 7b show the deviation to be between 500µV and


1460-10 F06

Figure 6. Flexure Numbers

I_{OUT}	LT1460AC	LT1460BI	LT1460CC	LT1460DC	LT1460EI	LT1460FC	LT1460GC	LT1460GI
0	0.145%	0.225%	0.205%	0.240%	0.375%	0.325%	0.425%	0.562%
100µA	0.180%	0.260%	0.240%	0.275%	0.410%	0.360%	0.460%	0.597%
10mA	0.325%	0.405%	0.385%	0.420%	0.555%	0.505%	0.605%	0.742%
20mA	0.425%	N/A	0.485%	0.520%	N/A	0.605%	0.705%	N/A

7

APPLICATIONS INFORMATION

1mV and implies a 50ppm and 100ppm change respectively. This corresponds to a 13- to 14-bit system and is not a problem for most 10- to 12-bit systems unless the system has a calibration. In this case, as with temperature hysteresis, this low level can be important and even more careful techniques are required.

The most effective technique to improve PC board stress is to cut slots in the board around the reference to serve as a strain relief. These slots can be cut on three sides of the reference and the leads can exit on the fourth side. This "tongue" of PC board material can be oriented in the long direction of the board to further reduce stress transferred to the reference.

The results of slotting the PC boards of Figures 7a and 7b are shown in Figures 8a and 8b. In this example the slots can improve the output shift from about 100ppm to nearly zero.


Figure 7a. Two Typical LT1460S8-10s, Vertical Orientation Without Slots

Figure 7b. Two Typical LT1460S8-10s, Horizontal Orientation Without Slots

Figure 8a. Same Two LT1460S8-10s in Figure 7a, but With Slots

Figure 8b. Same Two LT1460S8-10s in Figure 7b, but With Slots

8

SIMPLIFIED SCHEMATIC

1460-5 SS

PACKAGE DESCRIPTION

Dimensions in inches (millimeters) unless otherwise noted.

MS8 Package
8-Lead Plastic MSOP
(LTC DWG # 05-08-1660)

0.007
(0.18)

0° – 6° TYP

0.021 ± 0.004
(0.53 ± 0.01)

0.040 ± 0.006
(1.02 ± 0.15)

0.006 ± 0.004
(0.15 ± 0.10)

0.012
(0.30)

0.025
(0.65)
TYP

0.118 ± 0.004*
(3.00 ± 0.10)

0.192 ± 0.004
(4.88 ± 0.10)

0.118 ± 0.004**
(3.00 ± 0.10)

MSOP08 0595

* DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH,
  PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE
** DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
   INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE

N8 Package
8-Lead PDIP (Narrow 0.300)
(LTC DWG # 05-08-1510)

0.300 – 0.325
(7.620 – 8.255)

0.009 – 0.015
(0.229 – 0.381)

0.325 +0.025 −0.015
(8.255 +0.635 −0.381)

0.045 – 0.065
(1.143 – 1.651)

0.065
(1.651)
TYP

0.005
(0.127)
MIN

0.100 ± 0.010
(2.540 ± 0.254)

0.018 ± 0.003
(0.457 ± 0.076)

0.130 ± 0.005
(3.302 ± 0.127)

0.125
(3.175)
MIN

0.015
(0.380)
MIN

0.400*
(10.160)
MAX

0.255 ± 0.015*
(6.477 ± 0.381)

N8 0695

*THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.
 MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.010 INCH (0.254mm)

10

PACKAGE DESCRIPTION

Dimensions in inches (millimeters) unless otherwise noted.

S8 Package
**8-Lead Plastic Small Outline (Narrow 0.150)**
(LTC DWG # 05-08-1610)

*DIMENSION DOES NOT INCLUDE MOLD FLASH. MOLD FLASH
 SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE

**DIMENSION DOES NOT INCLUDE INTERLEAD FLASH. INTERLEAD
 FLASH SHALL NOT EXCEED 0.010" (0.254mm) PER SIDE

Z Package
3-Lead Plastic TO-92 (Similar to TO-226)
(LTC DWG # 05-08-1410)

TYPICAL APPLICATIONS

Boosted Output Current with No Current Limit

1460-10 TA03

Boosted Output Current with Current Limit

*GLOWS IN CURRENT LIMIT,
DO NOT OMIT

1460-10 TA04

Handling Higher Load Currents

*SELECT R1 TO DELIVER 80% OF TYPICAL LOAD CURRENT.
LT1460 WILL THEN SOURCE AS NECESSARY TO MAINTAIN
PROPER OUTPUT. DO NOT REMOVE LOAD AS OUTPUT WILL
BE DRIVEN UNREGULATED HIGH. LINE REGULATION IS
DEGRADED IN THIS APPLICATION

1460-10 TA05

RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LT1019	Precision Bandgap Reference	0.05% Max, 5ppm/°C Max
LT1236	Precision Low Noise Reference	0.05% Max, 5ppm/°C Max, SO Package
LT1634	Micropower Precision Shunt Reference	0.05%, Max, 25ppm/°C Max