


IRS2302(S)PbF HALF-BRIDGE DRIVER

Features

- Floating channel designed for bootstrap operation
- Fully operational to +600 V
- Tolerant to negative transient voltage, dV/dt immune
- Gate drive supply range from 5 V to 20 V
- Undervoltage lockout for both channels
- 3.3 V, 5 V, and 15 V input logic compatible
- Cross-conduction prevention logic
- Matched propagation delay for both channels
- High-side output in phase with IN input
- Logic and power ground +/- 5 V offset
- Internal 540 ns deadtime
- Lower di/dt gate driver for better noise immunity
- Shutdown input turns off both channels
- RoHS compliant

Packages




Description

The IRS2302 is a high voltage, high speed power MOSFET and IGBT driver with dependent high- and low-side referenced output channels. Proprietary HVIC and latch immune CMOS technologies enable ruggedized monolithic construction. The logic input is compatible with standard CMOS or LSTTL output, down to 3.3 V logic. The output drivers feature a high pulse current buffer stage designed for minimum driver cross-conduction. The floating channel can be used to drive an N-channel power MOSFET or IGBT in the high-side configuration which operates up to 600 V.

Feature Comparison

Part	Input logic	Cross-conduction prevention logic	Deadtime (ns)	Ground Pins	ton/toff (ns)
2106/2301	HIN/LIN	no	none	COM	220/200
21064				V _{ss} /COM	
2108	HIN/LIN	yes	Internal 540	COM	220/200
21084				Programmable 540 - 5000	
2109/2302	IN/ \overline{SD}	yes	Internal 540	COM	750/200
21094				Programmable 540 - 5000	
2304	HIN/LIN	yes	Internal 100	COM	160/140

Typical Connection



Absolute Maximum Ratings

Absolute maximum ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to COM. The thermal resistance and power dissipation ratings are measured under board mounted and still air conditions.

Symbol	Definition	Min.	Max.	Units	
V _B	High-side floating absolute voltage	-0.3	625	V	
V _S	High-side floating supply offset voltage	V _B - 25	V _B + 0.3		
V _{HO}	High-side floating output voltage	V _S - 0.3	V _B + 0.3		
V _{CC}	Low-side and logic fixed supply voltage	-0.3	25		
V _{LO}	Low-side output voltage	-0.3	V _{CC} + 0.3		
V _{IN}	Logic input voltage (IN & \overline{SD})	COM - 0.3	V _{CC} + 0.3		
dV _S /dt	Allowable offset supply voltage transient	—	50	V/ns	
P _D	Package power dissipation @ T _A ≤ +25 °C	(8 Lead PDIP)	—	1.0	W
		(8 Lead SOIC)	—	0.625	
R _{thJA}	Thermal resistance, junction to ambient	(8 Lead PDIP)	—	125	°C/W
		(8 Lead SOIC)	—	200	
T _J	Junction temperature	—	150	°C	
T _S	Storage temperature	-50	150		
T _L	Lead temperature (soldering, 10 seconds)	—	300		

Recommended Operating Conditions

The input/output logic timing diagram is shown in Fig. 1. For proper operation the device should be used within the recommended conditions. The V_S offset rating is tested with all supplies biased at 15 V differential.

Symbol	Definition	Min.	Max.	Units
V _B	High-side floating supply absolute voltage	V _S + 5	V _S + 20	V
V _S	High-side floating supply offset voltage	Note 1	600	
V _{HO}	High-side floating output voltage	V _S	V _B	
V _{CC}	Low-side and logic fixed supply voltage	5	20	
V _{LO}	Low-side output voltage	0	V _{CC}	
V _{IN}	Logic input voltage (IN & \overline{SD})	COM	V _{CC}	
T _A	Ambient temperature	-40	150	°C

Note 1: Logic operational for V_S of -5 V to +600 V. Logic state held for V_S of -5 V to -V_{BS}. (Please refer to the Design Tip DT97-3 for more details).

Dynamic Electrical Characteristics

V_{BIAS} (V_{CC} , V_{BS}) = 15 V, C_L = 1000 pF, and T_A = 25 °C unless otherwise specified.


Symbol	Definition	Min.	Typ.	Max.	Units	Test Conditions
t_{on}	Turn-on propagation delay	550	750	950	ns	$V_S = 0$ V
t_{off}	Turn-off propagation delay	—	200	280		$V_S = 0$ V or 600 V
t_{sd}	Shutdown propagation delay	—	200	280		
MT	Delay matching, HS & LS turn-on/off	—	0	50		
t_r	Turn-on rise time	—	100	220		$V_S = 0$ V
t_f	Turn-off fall time	—	35	80		
DT	Deadtime: LO turn-off to HO turn-on (DTLO-HO) & HO turn-off to LO turn-on (DTHO-LO)	400	540	680		
MDT	Deadtime matching = DTLO - HO - DTHO-LO	—	0	60		

Static Electrical Characteristics

V_{BIAS} (V_{CC} , V_{BS}) = 15 V and T_A = 25 °C unless otherwise specified. The V_{IL} , V_{IH} , and I_{IN} parameters are referenced to COM and are applicable to the respective input leads: IN and SD. The V_O , I_O , and R_{ON} parameters are referenced to COM and are applicable to the respective output leads: HO and LO.

Symbol	Definition	Min.	Typ.	Max.	Units	Test Conditions	
V_{IH}	Logic "1" input voltage for HO & logic "0" for LO	2.5	—	—	V	$V_{CC} = 10$ V to 20 V	
V_{IL}	Logic "0" input voltage for HO & logic "1" for LO	—	—	0.8			
$V_{SD,TH+}$	\overline{SD} input positive going threshold	2.5	—	—			
$V_{SD,TH-}$	\overline{SD} input negative going threshold	—	—	0.8			
V_{OH}	High level output voltage, $V_{BIAS} - V_O$	—	0.05	0.2			$I_O = 2$ mA
V_{OL}	Low level output voltage, V_O	—	0.02	0.1			
I_{LK}	Offset supply leakage current	—	—	50	μA	$V_B = V_S = 600$ V	
I_{QBS}	Quiescent V_{BS} supply current	20	60	100	μA	$V_{IN} = 0$ V or 5 V	
I_{QCC}	Quiescent V_{CC} supply current	0.4	1.0	1.6	mA		
I_{IN+}	Logic "1" input bias current	—	5	20	μA	$IN = 5$ V, $SD = 0$ V	
I_{IN-}	Logic "0" input bias current	—	—	5		$IN = 0$ V, $\overline{SD} = 5$ V	
V_{CCUV+} V_{BSUV+}	V_{CC} and V_{BS} supply undervoltage positive going threshold	3.3	4.1	5	V		
V_{CCUV-} V_{BSUV-}	V_{CC} and V_{BS} supply undervoltage negative going threshold	3	3.8	4.7			
V_{CCUVH} V_{BSUVH}	Hysteresis	0.1	0.3	—			
I_{O+}	Output high short circuit pulsed current	120	290	—	mA	$V_O = 0$ V, $PW \leq 10$ μs	
I_{O-}	Output low short circuit pulsed current	250	600	—		$V_O = 15$ V, $PW \leq 10$ μs	

Functional Block Diagram



Lead Definitions

Symbol	Description
IN	Logic input for high-side and low-side gate driver outputs (HO and LO), in phase with HO
\overline{SD}	Logic input for shutdown
V_B	High-side floating supply
HO	High-side gate drive output
V_S	High-side floating supply return
V_{CC}	Low-side and logic fixed supply
LO	Low-side gate drive output
COM	Low-side return

Lead Assignments

<p>8 Lead PDIP</p>	<p>8 Lead SOIC</p>
IRS2302PbF	IRS2302SPbF




Figure 1. Input/Output Timing Diagram




Figure 2. Switching Time Waveform Definitions




Figure 3. Shutdown Waveform Definitions




Figure 4. Deadtime Waveform Definitions




Figure 5. Delay Matching Waveform Definitions




Figure 6A. Turn-On Propagation Delay vs. Temperature




Figure 6B. Turn-On Propagation Delay vs. Supply Voltage




Figure 6C. Turn-On Propagation Delay vs. Input Voltage




Figure 7A. Turn-Off Propagation Delay vs. Temperature




Figure 7B. Turn-Off Propagation Delay vs. Supply Voltage




Figure 7C. Turn-Off Propagation Delay vs. Input Voltage




Figure 8A. Shutdown Propagation Delay vs. Temperature




Figure 8B. Shutdown Propagation Delay vs. Supply Voltage




Figure 8C. Shutdown Propagation Delay vs. Input Voltage




Figure 9A. Turn-On Rise Time vs. Temperature




Figure 9B. Turn-On Rise Time vs. Supply Voltage




Figure 10A. Turn-Off Fall Time vs. Temperature




Figure 10B. Turn-Off Fall Time vs. Input Voltage




Figure 11A. Deadtime vs. Temperature




Figure 11B. Deadtime vs. Supply Voltage




Figure 11C. Deadtime vs. R_{DT}




Figure 12A. Logic "1" Input Voltage vs. Temperature




Figure 12B. Logic "1" Input Voltage vs. Supply Voltage




Figure 13A. Logic "0" Input Voltage vs. Temperature




Figure 13B. Logic "0" Input Voltage vs. Supply Voltage




Figure 14A. SD Input Positive Going Threshold vs. Temperature




Figure 14B. SD Input Positive Going Threshold vs. Supply Voltage




Figure 15A. SD Input Negative Going Threshold vs. Temperature




Figure 15B. SD Input Negative Going Threshold vs. Supply Voltage




Figure 16A. High Level Output Voltage vs. Temperature ($I_O = 2 \text{ mA}$)




Figure 16B. High Level Output Voltage vs. Supply Voltage ($I_O = 2 \text{ mA}$)




Figure 17A. Low Level Output Voltage vs. Temperature ($I_O = 2 \text{ mA}$)




Figure 17B. Low Level Output Voltage vs. Supply Voltage ($I_O = 2 \text{ mA}$)




Figure 18A. Offset Supply Leakage Current vs. Temperature




Figure 18B. Offset Supply Leakage Current vs. Offset Supply Voltage




Figure 19A. Quiescent V_{BS} Supply Current vs. Temperature




Figure 19B. Quiescent V_{BS} Supply Current vs. V_{BS} Supply Voltage




Figure 20A. Quiescent V_{CC} Supply Current vs. Temperature




Figure 20B. Quiescent V_{CC} Supply Current vs. V_{CC} Supply Voltage




Figure 21A. Logic "1" Input Bias Current vs. Temperature




Figure 21B. Logic "1" Input Bias Current vs. Supply Voltage




Figure 22A. Logic "0" Input Bias Current vs. Temperature




Figure 22B. Logic "0" Input Bias Current vs. Voltage




Figure 23. V_{CC} and V_{BS} Undervoltage Threshold (+) vs. Temperature




Figure 24. V_{CC} and V_{BS} Undervoltage Threshold (-) vs. Temperature




Figure 25A. Output Source Current vs. Temperature




Figure 25B. Output Source Current vs. Supply Voltage




Figure 26A. Output Sink Current vs. Temperature




Figure 26B. Output Sink Current vs. Supply Voltage





Figure 27. Maximum V_s Negative Offset vs. V_{BS} Floating Supply Voltage



**Figure 28. IRS2302 vs. Frequency (IRFBC20),
 $R_{gate}=33\ \Omega$, $V_{CC}=15\ V$**




Figure 29. IRS2302 vs. Frequency (IRFBC30),
 $R_{gate}=22 \Omega, V_{CC}=15 V$




Figure 30. IRS2302 vs. Frequency (IRFBC40),
 $R_{gate}=15 \Omega, V_{CC}=15 V$




Figure 31. IRS2302 vs. Frequency (IRFPE50),
 $R_{gate}=10 \Omega, V_{CC}=15 V$







Figure 32. IRS2302S vs. Frequency (IRFBC20),
 $R_{gate}=33 \Omega, V_{CC}=15 V$



**Figure 33. IRS2302S vs. Frequency (IRFBC30),
 $R_{gate}=22 \Omega$, $V_{CC}=15 V$**





**Figure 34. IRS2302S vs. Frequency (IRFBC40),
 $R_{gate}=15 \Omega$, $V_{CC}=15 V$**




**Figure 35. IRS2302S vs. Frequency (IRFPE50),
 $R_{gate}=10 \Omega$, $V_{CC}=15 V$**

Case Outlines




**Tape & Reel
8-Lead SOIC**



CARRIER TAPE DIMENSION FOR 8SOICN


Code	Metric		Imperial	
	Min	Max	Min	Max
A	7.90	8.10	0.311	0.318
B	3.90	4.10	0.153	0.161
C	11.70	12.30	0.46	0.484
D	5.45	5.55	0.214	0.218
E	6.30	6.50	0.248	0.255
F	5.10	5.30	0.200	0.208
G	1.50	n/a	0.059	n/a
H	1.50	1.60	0.059	0.062



REEL DIMENSIONS FOR 8SOICN

Code	Metric		Imperial	
	Min	Max	Min	Max
A	329.60	330.25	12.976	13.001
B	20.95	21.45	0.824	0.844
C	12.80	13.20	0.503	0.519
D	1.95	2.45	0.767	0.096
E	98.00	102.00	3.858	4.015
F	n/a	18.40	n/a	0.724
G	14.50	17.10	0.570	0.673
H	12.40	14.40	0.488	0.566

LEADFREE PART MARKING INFORMATION



ORDER INFORMATION

8-Lead PDIP IRS2302PbF
 8-Lead SOIC IRS2302SPbF
 8-Lead SOIC Tape & Reel IRS2302STRPbF