



**ORDERING INFORMATION**

Device	Package	Order Quantity
IR3500A MTRPBF	32 Lead MLPQ (5 x 5 mm body)	3000 per reel
* IR3500A MPBF *Samples only	32 Lead MLPQ (5 x 5 mm body)	100 piece strips

**ABSOLUTE MAXIMUM RATINGS**

Stresses beyond those listed below may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications are not implied.

Operating Junction Temperature..... 0°C to 150°C  
 Storage Temperature Range.....-65°C to 150°C  
 ESD Rating.....HBM Class 1C JEDEC Standard  
 MSL Rating.....2  
 Reflow Temperature.....260°C

PIN #	PIN NAME	V <sub>MAX</sub>	V <sub>MIN</sub>	I <sub>SOURCE</sub>	I <sub>SINK</sub>
1-8	VID7-0	7.5V	-0.3V	1mA	1mA
9	ENABLE	3.5V	-0.3V	1mA	1mA
10	VRHOT	7.5V	-0.3V	1mA	50mA
11	HOTSET	7.5V	-0.3V	1mA	1mA
12	VOSEN-	1.0V	-0.5V	5mA	1mA
13	VOSEN+	7.5V	-0.5V	5mA	1mA
14	VO	7.5V	-0.3V	5mA	25mA
15	FB	7.5V	-0.3V	1mA	1mA
16	EAOUT	7.5V	-0.3V	25mA	10mA
17	VDRP	7.5V	-0.3V	35mA	1mA
18	IIN	7.5V	-0.3V	100mA	1mA
19	VSETPT	3.5V	-0.3V	1mA	1mA
20	OCSET	7.5V	-0.3V	1mA	1mA
21	VDAC	3.5V	-0.3V	1mA	1mA
22	SS/DEL	7.5V	-0.3V	1mA	1mA
23	ROSC/OVP	7.5V	-0.3V	1mA	1mA
24	LGND	n/a	n/a	20mA	1mA
25	CLKOUT	7.5V	-0.3V	100mA	100mA
26	PHSOUT	7.5V	-0.3V	10mA	10mA
27	PHSIN	7.5V	-0.3V	1mA	1mA
28	VCCL	7.5V	-0.3V	1mA	20mA
29	VCCLFB	3.5V	-0.3V	1mA	1mA
30	VCCLDRV	10V	-0.3V	1mA	50mA
31	PGOOD	VCCL + 0.3V	-0.3V	1mA	20mA
32	VIDSEL	7.5V	-0.3V	5mA	1mA

**RECOMMENDED OPERATING CONDITIONS FOR RELIABLE OPERATION WITH MARGIN**

$4.75V \leq V_{CCL} \leq 7.5V$ ,  $-0.3V \leq V_{SEN-} \leq 0.3V$ ,  $0^\circ C \leq T_j \leq 100^\circ C$ ,  $7.75K\Omega \leq R_{osc} \leq 50.0 K\Omega$

**ELECTRICAL SPECIFICATIONS**

The electrical characteristics involve the spread of values guaranteed within the recommended operating conditions. Typical values represent the median values, which are related to 25°C.  $CSS/DEL = 0.1\mu F \pm 10\%$ .

PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
<b>VDAC Reference</b>					
System Set-Point Accuracy (Deviation from Tables 2 & 4 per test circuit in Fig.3 and Table 3 per test circuit in Fig.2)	$VID \geq 1V$	-0.5		0.5	%
	$0.8V \leq VID < 1V$	-5		5	mV
	$0.5V \leq VID < 0.8V$	-8		8	mV
	$0.3V \leq VID < 0.5V$	-8		8	mV
Source & Sink Currents	Include OCSET and VSETPT currents	30	44	58	$\mu A$
VR11 VIDx Input Threshold	Float VIDSEL or tie VIDSEL to VCCL	500	600	700	mV
AMD VIDx Input Threshold	$R(VIDSEL) = 6.49k\Omega$ or connect VIDSEL to LGND.	0.85	1.00	1.15	V
VR11 VIDx Input Bias Current	Float VIDSEL, or connect VIDSEL to VCCL or LGND. $0V \leq V(VIDx) \leq 2.5V$ .	-1	0	1	$\mu A$
AMD 6-bit VIDx Pull-down Resistance	$R(VIDSEL) = 6.49k\Omega$	100	175	250	k $\Omega$
VIDx OFF State Blanking Delay	Measure time till PGOOD drives low	0.5	1.3	2.1	$\mu s$
VIDSEL Threshold between AMD 5-bit VID and AMD 6-bit VID	Note 3.	0.48	0.6	0.75	V
VIDSEL Threshold between AMD 6-bit VID and VR11 with Boot Voltage	Relative to VIDSEL float voltage. Note 3.	84	87	90	%
VIDSEL Threshold between VR11 with/out Boot Voltage	Note 3.	2.97	3.30	3.63	V
VIDSEL Float Voltage	Relative to VIDSEL Threshold between VR11 with/out Boot Voltage	77	83	89	%
VIDSEL Pull-up Resistance		3.0	4.0	5.0	K $\Omega$
<b>Oscillator</b>					
ROSC Voltage		0.570	0.595	0.620	V
CLKOUT High Voltage	$I(CLKOUT) = -10 mA$ , measure $V(VCCL) - V(CLKOUT)$ .			1	V
CLKOUT Low Voltage	$I(CLKOUT) = 10 mA$			1	V
PHSOUT Frequency	$R_{osc} = 50.0 K\Omega$	225	250	275	kHz
PHSOUT Frequency	$R_{osc} = 24.5 K\Omega$	450	500	550	kHz
PHSOUT Frequency	$R_{osc} = 7.75 K\Omega$	1.35	1.50	1.65	MHz
PHSOUT High Voltage	$I(PHSOUT) = -1 mA$ , measure $V(VCCL) - V(PHSOUT)$			1	V
PHSOUT Low Voltage	$I(PHSOUT) = 1 mA$			1	V
PHSIN Threshold Voltage	Compare to $V(VCCL)$	30	50	70	%

PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
<b>Soft Start and Delay</b>					
Start Delay (TD1)		1.0	2.9	3.5	ms
Soft Start Time (TD2)	To reach 1.1V	0.8	2.2	3.25	ms
VID Sample Delay (TD3)		0.3	1.2	3.0	ms
PGOOD Delay (TD4 + TD5)		0.5	1.2	2.3	ms
OC Delay Time	$V(IIN) - V(OCSET) = 500 \text{ mV}$	75	125	300	us
SS/DEL to FB Input Offset Voltage	With FB = 0V, adjust V(SS/DEL) until EAOUT drives high	0.7	1.4	1.9	V
Charge Current		35.0	52.5	70.0	μA
Discharge Current		2.5	4.5	6.5	μA
Charge/Discharge Current Ratio		10	12	16	μA/μA
Charge Voltage			3.75		V
Delay Comparator Threshold	Relative to Charge Voltage, SS/DEL rising		80		mV
Delay Comparator Threshold	Relative to Charge Voltage, SS/DEL falling		110		mV
Delay Comparator Hysteresis			30		mV
VID Sample Delay Comparator Threshold			3.0		V
Discharge Comp. Threshold		150	200	275	mV
<b>Remote Sense Differential Amplifier</b>					
Unity Gain Bandwidth	Note 1	3.0	6.4	9.0	MHz
Input Offset Voltage	$0.5V \leq V(VOSEN+) - V(VOSEN-) \leq 1.6V$	-3	0	3	mV
Source Current	$0.5V \leq V(VOSEN+) - V(VOSEN-) \leq 1.6V$	0.5	1.0	1.7	mA
Sink Current	$0.5V \leq V(VOSEN+) - V(VOSEN-) \leq 1.6V$	2	12	18	mA
Slew Rate	$0.5V \leq V(VOSEN+) - V(VOSEN-) \leq 1.6V$ Note 1	2	4	8	V/us
VOSEN+ Bias Current	$0.5 \text{ V} < V(VOSEN+) < 1.6V$		30	50	uA
VOSEN- Bias Current	$-0.3V \leq VOSEN- \leq 0.3V$ , All VID Codes		30	50	uA
VOSEN+ Input Voltage Range	$V(VCCL)=7V$			5.5	V
High Voltage	$V(VCCL) - V(VO)$		0.5	1	V
Low Voltage	$V(VCCL)=7V$			250	mV
<b>Error Amplifier</b>					
Input Offset Voltage	Measure $V(FB) - V(VSETPT)$ . Note 2	-1	0	1	mV
FB Bias Current		-1	0	1	μA
VSETPT Bias Current	$R_{OSC} = 24.5 \text{ K}\Omega$	23.00	24.25	25.50	μA
DC Gain	Note 1	100	110	120	dB
Bandwidth	Note 1	20	30	40	MHz
Slew Rate	Note 1	7	12	20	V/μs
Sink Current		0.40	0.85	1.00	mA
Source Current		5	8	12	mA
Minimum Voltage			120	250	mV
Maximum Voltage	Measure $V(VCCL) - V(EAOUT)$	500	780	950	mV

PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
Open Voltage Loop Detection Threshold	Measure V(VCCL) - V(EAOUT), Relative to Error Amplifier maximum voltage.	125	300	600	mV
Open Voltage Loop Detection Delay	Measure PHSOUT pulse numbers from V(EAOUT) = V(VCCL) to PGOOD = low.		8		Pulses
<b>Enable Input</b>					
VR 11 Threshold Voltage	ENABLE rising	825	850	875	mV
VR 11 Threshold Voltage	ENABLE falling	775	800	825	mV
VR 11 Hysteresis		25	50	75	mV
AMD Threshold Voltage	ENABLE rising	1.1	1.2	1.3	V
AMD Threshold Voltage	ENABLE falling	1.05	1.14	1.23	V
AMD Hysteresis		30	50	80	mV
Bias Current	$0V \leq V(ENABLE) \leq 3.3V$	-5	0	5	$\mu A$
Blanking Time	Noise Pulse < 100ns will not register an ENABLE state change. Note 1	75	250	400	ns
<b>Over-Current Comparator</b>					
Input Offset Voltage	$1V \leq V(OCSET) \leq 3.3V$	-30	-13	0	mV
OCSET Bias Current	ROSC= 24.5 K $\Omega$	23.25	24.50	25.75	$\mu A$
Over-Current Delay Counter	ROSC = 7.75 K $\Omega$ (PHSOUT=1.5MHz)		4096		Cycle
Over-Current Delay Counter	ROSC = 15.0 K $\Omega$ (PHSOUT=800kHz)		2048		Cycle
Over-Current Delay Counter	ROSC = 50.0 K $\Omega$ (PHSOUT=250kHz)		1024		Cycle
<b>Over-Current Limit Amplifier</b>					
Input Offset Voltage		-10	0	10	mV
Transconductance	Note 1	0.50	1.00	1.75	mA/V
Sink Current		35	55	75	$\mu A$
Unity Gain Bandwidth		0.75	2.00	3.00	kHz
<b>Over Voltage Protection (OVP) Comparators</b>					
Threshold at Power-up		1.60	1.73	1.83	V
Threshold during Normal Operation	Compare to V(VDAC)	110	130	150	mV
OVP Release Voltage during Normal Operation	Compare to V(VDAC)	-13	3	20	mV
Threshold during Dynamic VID down		1.70	1.73	1.75	V
Dynamic VID Detect Comparator Threshold		25	50	75	mV
Propagation Delay to IIN	Measure time from V(VO) > V(VDAC) (250mV overdrive) to V(IIN) transition to > 0.9 * V(VCCL).		90	180	ns
IIN Pull-up Resistance			5	15	$\Omega$
Propagation Delay to OVP	Measure time from V(VO) > V(VDAC) (250mV overdrive) to V(ROSC/OVP) transition to >1V.		90	180	ns
OVP High Voltage	Measure V(VCCL)-V(ROSC/OVP)	0		1.2	V
OVP Power-up High Voltage	V(VCCLDRV)=1.8V. Measure V(VCCL)-V(ROSC/OVP)	0		0.2	V

PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
<b>VDRP Buffer Amplifier</b>					
Input Offset Voltage	$V(VDRP) - V(IIN), 0.5V \leq V(IIN) \leq 3.3V$	-5	3	11	mV
Source Current	$0.5V \leq V(IIN) \leq 3.3V$	2		30	mA
Sink Current	$0.5V \leq V(IIN) \leq 3.3V$	0.2	0.4	0.6	mA
Unity Gain Bandwidth	Note 1		8		MHz
Slew Rate	Note 1		4.7		V/ $\mu$ s
IIN Bias Current		-1	0	1	$\mu$ A
<b>PGOOD Output</b>					
Output Voltage	$I(PGOOD) = 4mA$		150	300	mV
Leakage Current	$V(PGOOD) = 5.5V$		0	10	$\mu$ A
Under Voltage Threshold-VO decreasing	Reference to VDAC	-380	-330	-280	mV
Under Voltage Threshold-VO increasing	Reference to VDAC	-315	-265	-215	mV
Under Voltage Threshold Hysteresis		25	60	95	mV
VCCL_DRV Activation Threshold	$I(PG)=4mA, V(PG)<300mV, V(VCCL)=0$	1	2	3.6	V
<b>Open Sense Line Detection</b>					
Sense Line Detection Active Comparator Threshold Voltage		150	200	250	mV
Sense Line Detection Active Comparator Offset Voltage	$V(VO) < [V(VOSEN+) - V(LGND)] / 2$	35	60	85	mV
VOSEN+ Open Sense Line Comparator Threshold	Compare to V(VCCL)	87.5	90.0	92.5	%
VOSEN- Open Sense Line Comparator Threshold		0.36	0.40	0.44	V
Sense Line Detection Source Currents	$V(VO) = 100mV$	200	500	700	$\mu$ A
<b>VRHOT Comparator</b>					
Threshold Voltage		1.584	1.600	1.616	V
HOTSET Bias Current		-1	0	1	$\mu$ A
Hysteresis		75	100	125	mV
Output Voltage	$I(VRHOT) = 30mA$		150	400	mV
VRHOT Leakage Current	$V(VRHOT) = 5.5V$		0	10	$\mu$ A
<b>VCCL Regulator Amplifier</b>					
Reference Feedback Voltage		1.15	1.19	1.23	V
VCCLFB Bias Current		-1	0	1	$\mu$ A
VCCLDRV Sink Current		10	30		mA
UVLO Start Threshold	Compare to V(VCCL)	91	93	99	%
UVLO Stop Threshold	Compare to V(VCCL)	83	87	91	%
Hysteresis	Compare to V(VCCL)	7	8.25	9.5	%
<b>General</b>					
VCCL Supply Current		3.0	6.5	10.0	mA

**Note 1:** Guaranteed by design, but not tested in production

**Note 2:** VDAC Output is trimmed to compensate for Error Amplifier input offset errors

**Note 3:** See VIDSEL Functionality Table

**SYSTEM SET POINT TEST**




Figure 2 - System Set Point Test Circuit for VR11 VID




Figure 3 - System Set Point Test Circuit for AMD VIDs (VDAC shifted +50 mV)

**PIN DESCRIPTION**

<b>PIN#</b>	<b>PIN SYMBOL</b>	<b>PIN DESCRIPTION</b>
1-8	VID7-0	Inputs to VID D to A Converter.
9	ENABLE	Enable input. A logic low applied to this pin puts the IC into fault mode. Do not float this pin as the logic state will be undefined.
10	VRHOT	Open collector output of the VRHOT comparator which drives low if HOTSET pin voltage is lower than 1.6V. Connect external pull-up.
11	HOTSET	A resistor divider including thermistor senses the temperature, which is used for VRHOT comparator.
12	VOSEN-	Remote sense amplifier input. Connect to ground at the load.
13	VOSEN+	Remote sense amplifier input. Connect to output at the load.
14	VO	Remote sense amplifier output.
15	FB	Inverting input to the error amplifier.
16	EAOUT	Output of the error amplifier.
17	VDRP	Buffered IIN signal. Connect an external RC network to FB to program converter output impedance.
18	IIN	Average current input from the phase IC(s). This pin is also used to communicate over voltage condition to phase ICs.
19	VSETPT	Error amplifier non-inverting input. Converter output voltage can be decreased from the VDAC voltage with an external resistor connected between VDAC and this pin (there is an internal sink current at this pin).
20	OCSET	Programs the constant converter output current limit and hiccup over-current thresholds through an external resistor tied to VDAC and an internal current source from this pin. Over-current protection can be disabled by connecting a resistor from this pin to VDAC to program the threshold higher than the possible signal into the IIN pin from the phase ICs but no greater than VCCL – 2V (do not float this pin as improper operation will occur).
21	VDAC	Regulated voltage programmed by the VID inputs. Connect an external RC network to LGND to program dynamic VID slew rate and provide compensation for the internal buffer amplifier.
22	SS/DEL	Programs converter startup and over current protection delay timing. It is also used to compensate the constant output current loop during soft start. Connect an external capacitor to LGND to program.
23	ROSC/OVP	Connect a resistor to LGND to program oscillator frequency and OCSET, VSETPT and VDAC bias currents. Oscillator frequency equals switching frequency per phase. The pin voltage is 0.6V during normal operation and higher than 1.6V if over-voltage condition is detected.
24	LGND	Local Ground for internal circuitry and IC substrate connection.
25	CLKOUT	Clock output at switching frequency multiplied by phase number. Connect to CLKIN pins of phase ICs.
26	PHSOUT	Phase clock output at switching frequency per phase. Connect to PHSIN pin of the first phase IC.
27	PHSIN	Feedback input of phase clock. Connect to PHSOUT pin of the last phase IC.
28	VCCL	Output of the voltage regulator, and power input for clock oscillator circuitry. Connect a decoupling capacitor to LGND.
29	VCCLFB	Non-inverting input of the voltage regulator error amplifier. Output voltage of the regulator is programmed by the resistor divider connected to VCCL.



**SYSTEM THEORY OF OPERATION**

**PWM Control Method**

The PWM block diagram of the *XPhase3™* architecture is shown in Figure 4. Feed-forward voltage mode control with trailing edge modulation is used. A high-gain wide-bandwidth voltage type error amplifier in the Control IC is used for the voltage control loop. Input voltage is sensed in phase ICs and feed-forward control is realized. The PWM ramp slope will change with the input voltage and automatically compensate for changes in the input voltage. The input voltage can change due to variations in the silver box output voltage or due to the wire and PCB-trace voltage drop related to changes in load current.




Figure 4 - PWM Block Diagram

**Frequency and Phase Timing Control**

The oscillator and system clock frequency is programmable from 250kHz to 9MHZ by an external resistor (ROSC). The control IC system clock signal (CLKOUT) is connected to CLKIN of all the phase ICs. The phase timing of the phase ICs is controlled by the daisy chain loop, where control IC phase clock output (PHSOUT) is connected to the phase clock input (PHSIN) of the first phase IC, and PHSOUT of the first phase IC is connected to PHSIN of the

second phase IC, etc. and PHSOUT of the last phase IC is connected back to PHSIN of the control IC. During power up, the control IC sends out clock signals from both CLKOUT and PHSOUT pins and detects the feedback at PHSIN pin to determine the phase number and monitor any fault in the daisy chain loop. Figure 5 shows the phase timing for a four phase converter. The switching frequency is set by the resistor ROOSC as shown in Figure 23. The clock frequency equals the number of phase times the switching frequency.




Figure 5 - Four Phase Oscillator Waveforms

**PWM Operation**

The PWM comparator is located in the phase IC. Upon receiving the falling edge of a clock pulse, the PWM latch is set; the PWM ramp voltage begins to increase; the low side driver is turned off, and the high side driver is then turned on after the non-overlap time. When the PWM ramp voltage exceeds the error amplifier’s output voltage the PWM latch is reset. This turns off the high side driver, then turns on the low side driver after the non-overlap time, and activates the ramp discharge clamp. The ramp discharge clamp quickly discharges the PWM ramp capacitor to the output voltage of the share adjust amplifier in the phase IC until the next clock pulse.

The PWM latch is reset dominant allowing all phases to go to zero duty cycle within a few tens of nanoseconds in response to a load step decrease. Phases can overlap and go up to 100% duty cycle in response to a load step increase with turn-on gated by the clock pulses. An error amplifier output voltage greater than the common mode input range of the PWM comparator results in 100% duty cycle regardless of the voltage of the PWM ramp. This arrangement guarantees the error amplifier is always in control and can demand 0 to 100% duty cycle as required. It also favors response to a load step decrease which is appropriate given the low output to input voltage ratio of most systems. The inductor current will increase much more rapidly than decrease in response to load transients. An additional advantage of the architecture is that differences in ground or input voltage at the phases have no effect on operation since the PWM ramps are referenced to VDAC. Figure 6 depicts PWM operating waveforms under various conditions

The error amplifier is a high speed amplifier with 110 dB of open loop gain. It is not unity gain stable.




Figure 6 - PWM Operating Waveforms

### Body Braking™

In a conventional synchronous buck converter, the minimum time required to reduce the current in the inductor in response to a load step decrease is;

$$T_{SLEW} = \frac{L * (I_{MAX} - I_{MIN})}{V_O}$$

The slew rate of the inductor current can be significantly increased by turning off the synchronous rectifier in response to a load step decrease. The switch node voltage is then forced to decrease until conduction of the synchronous rectifier's body diode occurs. This increases the voltage across the inductor from  $V_{out}$  to  $V_{out} + V_{BODYDIODE}$ . The minimum time required to reduce the current in the inductor in response to a load transient decrease is now;

$$T_{SLEW} = \frac{L * (I_{MAX} - I_{MIN})}{V_O + V_{BODYDIODE}}$$

Since the voltage drop in the body diode is often comparable to the output voltage, the inductor current slew rate can be increased significantly. This patented method is referred to as “body braking” and is accomplished through the “body braking comparator” located in the phase IC. If the error amplifier's output voltage drops below the output voltage of the share adjust amplifier in the phase IC, this comparator turns off the low side gate driver.

### Lossless Average Inductor Current Sensing

Inductor current can be sensed by connecting a series resistor and a capacitor network in parallel with the inductor and measuring the voltage across the capacitor, as shown in Figure 7. The equation of the sensing network is,

$$v_C(s) = v_L(s) \frac{1}{1 + sR_{CS}C_{CS}} = i_L(s) \frac{R_L + sL}{1 + sR_{CS}C_{CS}}$$

Usually the resistor  $R_{CS}$  and capacitor  $C_{CS}$  are chosen so that the time constant of  $R_{CS}$  and  $C_{CS}$  equals the time constant of the inductor which is the inductance  $L$  over the inductor DCR ( $R_L$ ). If the two time constants match, the voltage across  $C_{CS}$  is proportional to the current through  $L$ , and the sense circuit can be treated as if only a sense resistor with the value of  $R_L$  was used. The mismatch of the time constants does not affect the measurement of inductor DC current, but affects the AC component of the inductor current.




Figure 7 - Inductor Current Sensing and Current Sense Amplifier

The advantage of sensing the inductor current versus high side or low side sensing is that actual output current being delivered to the load is obtained rather than peak or sampled information about the switch currents. The output voltage can be positioned to meet a load line based on real time information. Except for a sense resistor in series with the inductor, this is the only sense method that can support a single cycle transient response. Other methods provide no information during either load increase (low side sensing) or load decrease (high side sensing).

An additional problem associated with peak or valley current mode control for voltage positioning is that they suffer from peak-to-average errors. These errors will show in many ways but one example is the effect of frequency variation. If the frequency of a particular unit is 10% low, the peak to peak inductor current will be 10% larger and the output impedance of the converter will drop by about 10%. Variations in inductance, current sense amplifier bandwidth, PWM prop delay, any added slope compensation, input voltage, and output voltage are all additional sources of peak-to-average errors.

### Current Sense Amplifier

A high speed differential current sense amplifier is located in the phase IC, as shown in Figure 7. Its gain is nominally 32.5 and the 3850 ppm/°C increase in inductor DCR should be compensated in the voltage loop feedback path.

The current sense amplifier can accept positive differential input up to 50mV and negative up to -10mV before clipping. The output of the current sense amplifier is summed with the DAC voltage and sent to the control IC and other phases through an on-chip 3KΩ resistor connected to the ISHARE pin. The ISHARE pins of all the phases are tied together and the voltage on the share bus represents the average current through all the inductors and is used by the control IC for voltage positioning and current limit protection. The input offset of this amplifier is calibrated to +/- 1mV in order to reduce the current sense error.

The input offset voltage is the primary source of error for the current share loop. In order to achieve very small input offset error and superior current sharing performance, the current sense amplifier continuously calibrates itself. This calibration algorithm creates ripple on ISHARE bus with a frequency of  $f_{sw} / 896$  in a multiphase architecture.

### Average Current Share Loop

Current sharing between phases of the converter is achieved by the average current share loop in each phase IC. The output of the current sense amplifier is compared with average current at the share bus. If current in a phase is smaller than the average current, the share adjust amplifier of the phase will pull down the starting point of the PWM ramp thereby increasing its duty cycle and output current; if current in a phase is larger than the average current, the share adjust amplifier of the phase will pull up the starting point of the PWM ramp thereby decreasing its duty cycle and output current. The current share amplifier is internally compensated so that the crossover frequency of the current share loop is much slower than that of the voltage loop and the two loops do not interact.

## IR3500A THEORY OF OPERATION

### Block Diagram

The Block diagram of the IR3500A is shown in Figure 8, and specific features are discussed in the following sections.

### VID Control

The AMD 6-bit VID, VR11 8-bit VID, and AMD Opteron 5-bit VID are shown in Tables 2 to 4 respectively, and are selected by different connections of VIDSEL pin shown in Table 1. The VID pins require an external bias voltage and should not be floated. The VID input comparators monitor the VID pins and control the Digital-to-Analog Converter (DAC) whose output is sent to the VDAC buffer amplifier. The output of the buffer amplifier is the VDAC pin. The VDAC voltage, input offsets of error amplifier and remote sense differential amplifier are post-package trimmed to provide 0.5% **system set-point** accuracy. The actual VDAC voltage does not determine the system accuracy, which has a wider tolerance. **VIDs of less than 0.5V are not supported.**

The IR3500A can accept changes in the VID code while operating and vary the DAC voltage accordingly. The slew rate of the voltage at the VDAC pin can be adjusted by an external capacitor between VDAC pin and LGND pin. A resistor connected in series with this capacitor is required to compensate the VDAC buffer amplifier. Digital VID transitions result in a smooth analog transition of the VDAC voltage and converter output voltage minimizing inrush currents in the input and output capacitors and overshoot of the output voltage.

### Adaptive Voltage Positioning

Adaptive voltage positioning is needed to reduce the output voltage deviations during load transients and the power dissipation of the load at heavy load. The circuitry related to voltage positioning is shown in Figure 9. The output voltage is set by the reference voltage VSETPT at the positive input to the error amplifier. This reference voltage can be programmed to have a constant DC offset below the VDAC by connecting RSETPT between VDAC and VSETPT. The IVSETPT is controlled by the ROsc as shown in Figure 24.

The voltage at the VDRP pin is a buffered version of the share bus IIN and represents the sum of the DAC voltage and the average inductor current of all the phases. The VDRP pin is connected to the FB pin through the resistor RDRP. Since the error amplifier will force the loop to maintain FB to be equal to the VSETPT, an additional current will flow into the FB pin equal to  $(VDRP - VSETPT) / RDRP$ . When the load current increases, the adaptive positioning voltage increases accordingly. More current flows through the feedback resistor RFB, and makes the output voltage lower proportional to the load current. The positioning voltage can be programmed by the resistor RDRP so that the droop impedance produces the desired converter output impedance. The offset and slope of the converter output impedance are referenced to and therefore independent of the VDAC voltage.

### Inductor DCR Temperature Compensation

A negative temperature coefficient (NTC) thermistor should be used for inductor DCR temperature compensation. The thermistor should be placed close to the inductor and connected in parallel with the feedback resistor, as shown in Figure 10. The resistor in series with the thermistor is used to reduce the nonlinearity of the thermistor.




Figure 8 - Block Diagram

**TABLE 1 - VIDSEL FUNCTIONALITY**

VIDSEL Connection	VID Table	1.1V Boot Voltage during soft start?	Ignore VID Fault during soft start?	VID Fault Latch?
LGND (<0.5V)	AMD 5-BIT OPTERON	NO	NO	NO
6.49 kΩ to GND (0.7V to 83% of FLOAT)	AMD 6-BIT	NO	NO	NO
FLOAT (typ. 83% of VR11w/wo boot Threshold)	VR11 8-BIT	YES	YES	YES
VCCL (4.5V-7V)	VR11 8-BIT	NO	NO	NO

**TABLE 2 - AMD 6-BIT VID TABLE**

VID5	VID4	VID3	VID2	VID1	VID0	Vout (V)	VID5	VID4	VID3	VID2	VID1	VID0	Vout(V)
0	0	0	0	0	0	1.5500	1	0	0	0	0	0	0.7625
0	0	0	0	0	1	1.5250	1	0	0	0	0	1	0.7500
0	0	0	0	1	0	1.5000	1	0	0	0	0	1	0.7375
0	0	0	0	1	1	1.4750	1	0	0	0	1	1	0.7250
0	0	0	1	0	0	1.4500	1	0	0	1	0	0	0.7125
0	0	0	1	0	1	1.4250	1	0	0	1	0	1	0.7000
0	0	0	1	1	0	1.4000	1	0	0	1	1	0	0.6875
0	0	0	1	1	1	1.3750	1	0	0	1	1	1	0.6750
0	0	1	0	0	0	1.3500	1	0	1	0	0	0	0.6625
0	0	1	0	0	1	1.3250	1	0	1	0	0	1	0.6500
0	0	1	0	1	0	1.3000	1	0	1	0	1	0	0.6375
0	0	1	0	1	1	1.2750	1	0	1	0	1	1	0.6250
0	0	1	1	0	0	1.2500	1	0	1	1	0	0	0.6125
0	0	1	1	0	1	1.2250	1	0	1	1	0	1	0.6000
0	0	1	1	1	0	1.2000	1	0	1	1	1	0	0.5875
0	0	1	1	1	1	1.1750	1	0	1	1	1	1	0.5750
0	1	0	0	0	0	1.1500	1	1	0	0	0	0	0.5625
0	1	0	0	0	1	1.1250	1	1	0	0	0	1	0.5500
0	1	0	0	1	0	1.1000	1	1	0	0	1	0	0.5375
0	1	0	0	1	1	1.0750	1	1	0	0	1	1	0.5250
0	1	0	1	0	0	1.0500	1	1	0	1	0	0	0.5125
0	1	0	1	0	1	1.0250	1	1	0	1	0	1	0.5000
0	1	0	1	1	0	1.0000	1	1	0	1	1	0	n/a
0	1	0	1	1	1	0.9750	1	1	0	1	1	1	n/a
0	1	1	0	0	0	0.9500	1	1	1	0	0	0	n/a
0	1	1	0	0	1	0.9250	1	1	1	0	0	1	n/a
0	1	1	0	1	0	0.9000	1	1	1	0	1	0	n/a
0	1	1	0	1	1	0.8750	1	1	1	0	1	1	n/a
0	1	1	1	0	0	0.8500	1	1	1	1	0	0	n/a
0	1	1	1	0	1	0.8250	1	1	1	1	0	1	n/a
0	1	1	1	1	0	0.8000	1	1	1	1	1	0	n/a
0	1	1	1	1	1	0.7750	1	1	1	1	1	1	n/a

Note: 6.49kΩ connected between VID\_SEL and LGND. V(VDAC) is pre-positioned 50mV higher than VID values listed above for load line positioning. VID is measured at EAOUT with EAOUT shorted to FB, ROSC=50 KΩ and a 4200 Ω resistor connecting VSETPT to VDAC to cancel the 50 mV pre-position offset, as shown in Fig. 3.

**TABLE 3 - VR11 VID TABLE (PART1)**

Hex (VID7:VID0)	Dec (VID7:VID0)	Voltage
00	00000000	Fault
01	00000001	Fault
02	00000010	1.60000
03	00000011	1.59375
04	00000100	1.58750
05	00000101	1.58125
06	00000110	1.57500
07	00000111	1.56875
08	00001000	1.56250
09	00001001	1.55625
0A	00001010	1.55000
0B	00001011	1.54375
0C	00001100	1.53750
0D	00001101	1.53125
0E	00001110	1.52500
0F	00001111	1.51875
10	00010000	1.51250
11	00010001	1.50625
12	00010010	1.50000
13	00010011	1.49375
14	00010100	1.48750
15	00010101	1.48125
16	00010110	1.47500
17	00010111	1.46875
18	00011000	1.46250
19	00011001	1.45625
1A	00011010	1.45000
1B	00011011	1.44375
1C	00011100	1.43750
1D	00011101	1.43125
1E	00011110	1.42500
1F	00011111	1.41875
20	00100000	1.41250
21	00100001	1.40625
22	00100010	1.40000
23	00100011	1.39375
24	00100100	1.38750
25	00100101	1.38125
26	00100110	1.37500
27	00100111	1.36875
28	00101000	1.36250
29	00101001	1.35625
2A	00101010	1.35000
2B	00101011	1.34375
2C	00101100	1.33750
2D	00101101	1.33125
2E	00101110	1.32500
2F	00101111	1.31875
30	00110000	1.31250
31	00110001	1.30625
32	00110010	1.30000
33	00110011	1.29375
34	00110100	1.28750
35	00110101	1.28125
36	00110110	1.27500
37	00110111	1.26875
38	00111000	1.26250
39	00111001	1.25625
3A	00111010	1.25000
3B	00111011	1.24375
3C	00111100	1.23750
3D	00111101	1.23125
3E	00111110	1.22500
3F	00111111	1.21875

Hex (VID7:VID0)	Dec (VID7:VID0)	Voltage
40	01000000	1.21250
41	01000001	1.20625
42	01000010	1.20000
43	01000011	1.19375
44	01000100	1.18750
45	01000101	1.18125
46	01000110	1.17500
47	01000111	1.16875
48	01001000	1.16250
49	01001001	1.15625
4A	01001010	1.15000
4B	01001011	1.14375
4C	01001100	1.13750
4D	01001101	1.13125
4E	01001110	1.12500
4F	01001111	1.11875
50	01010000	1.11250
51	01010001	1.10625
52	01010010	1.10000
53	01010011	1.09375
54	01010100	1.08750
55	01010101	1.08125
56	01010110	1.07500
57	01010111	1.06875
58	01011000	1.06250
59	01011001	1.05625
5A	01011010	1.05000
5B	01011011	1.04375
5C	01011100	1.03750
5D	01011101	1.03125
5E	01011110	1.02500
5F	01011111	1.01875
60	01100000	1.01250
61	01100001	1.00625
62	01100010	1.00000
63	01100011	0.99375
64	01100100	0.98750
65	01100101	0.98125
66	01100110	0.97500
67	01100111	0.96875
68	01101000	0.96250
69	01101001	0.95625
6A	01101010	0.95000
6B	01101011	0.94375
6C	01101100	0.93750
6D	01101101	0.93125
6E	01101110	0.92500
6F	01101111	0.91875
70	01110000	0.91250
71	01110001	0.90625
72	01110010	0.90000
73	01110011	0.89375
74	01110100	0.88750
75	01110101	0.88125
76	01110110	0.87500
77	01110111	0.86875
78	01111000	0.86250
79	01111001	0.85625
7A	01111010	0.85000
7B	01111011	0.84375
7C	01111100	0.83750
7D	01111101	0.83125
7E	01111110	0.82500
7F	01111111	0.81875



**TABLE 3 - VR11 VID TABLE (PART 2)**

Hex (VID7:VID0)	Dec (VID7:VID0)	Voltage
80	10000000	0.81250
81	10000001	0.80625
82	10000010	0.80000
83	10000011	0.79375
84	10000100	0.78750
85	10000101	0.78125
86	10000110	0.77500
87	10000111	0.76875
88	10001000	0.76250
89	10001001	0.75625
8A	10001010	0.75000
8B	10001011	0.74375
8C	10001100	0.73750
8D	10001101	0.73125
8E	10001110	0.72500
8F	10001111	0.71875
90	10010000	0.71250
91	10010001	0.70625
92	10010010	0.70000
93	10010011	0.69375
94	10010100	0.68750
95	10010101	0.68125
96	10010110	0.67500
97	10010111	0.66875
98	10011000	0.66250
99	10011001	0.65625
9A	10011010	0.65000
9B	10011011	0.64375
9C	10011100	0.63750
9D	10011101	0.63125
9E	10011110	0.62500
9F	10011111	0.61875
A0	10100000	0.61250
A1	10100001	0.60625
A2	10100010	0.60000
A3	10100011	0.59375
A4	10100100	0.58750
A5	10100101	0.58125
A6	10100110	0.57500
A7	10100111	0.56875
A8	10101000	0.56250
A9	10101001	0.55625
AA	10101010	0.55000
AB	10101011	0.54375
AC	10101100	0.53750
AD	10101101	0.53125
AE	10101110	0.52500
AF	10101111	0.51875
B0	10110000	0.51250
B1	10110001	0.50625
B2	10110010	0.50000
B3	10110011	n/a
B4	10110100	n/a
B5	10110101	n/a
B6	10110110	n/a
B7	10110111	n/a
B8	10111000	n/a
B9	10111001	n/a
BA	10111010	n/a
BB	10111011	n/a
BC	10111100	n/a
BD	10111101	n/a
BE	10111110	n/a
BF	10111111	n/a

Hex (VID7:VID0)	Dec (VID7:VID0)	Voltage
C0	11000000	n/a
C1	11000001	n/a
C2	11000010	n/a
C3	11000011	n/a
C4	11000100	n/a
C5	11000101	n/a
C6	11000110	n/a
C7	11000111	n/a
C8	11001000	n/a
C9	11001001	n/a
CA	11001010	n/a
CB	11001011	n/a
CC	11001100	n/a
CD	11001101	n/a
CE	11001110	n/a
CF	11001111	n/a
D0	11010000	n/a
D1	11010001	n/a
D2	11010010	n/a
D3	11010011	n/a
D4	11010100	n/a
D5	11010101	n/a
D6	11010110	n/a
D7	11010111	n/a
D8	11011000	n/a
D9	11011001	n/a
DA	11011010	n/a
DB	11011011	n/a
DC	11011100	n/a
DD	11011101	n/a
DE	11011110	n/a
DF	11011111	n/a
E0	11100000	n/a
E1	11100001	n/a
E2	11100010	n/a
E3	11100011	n/a
E4	11100100	n/a
E5	11100101	n/a
E6	11100110	n/a
E7	11100111	n/a
E8	11101000	n/a
E9	11101001	n/a
EA	11101010	n/a
EB	11101011	n/a
EC	11101100	n/a
ED	11101101	n/a
EE	11101110	n/a
EF	11101111	n/a
F0	11110000	n/a
F1	11110001	n/a
F2	11110010	n/a
F3	11110011	n/a
F4	11110100	n/a
F5	11110101	n/a
F6	11110110	n/a
F7	11110111	n/a
F8	11111000	n/a
F9	11111001	n/a
FA	11111010	n/a
FB	11111011	n/a
FC	11111100	n/a
FD	11111101	n/a
FE	11111110	FAULT
FF	11111111	FAULT

**TABLE 4 - AMD 5-BIT TABLE FOR OPTERON**

VID4	VID3	VID2	VID1	VID0	Voltage (V)
0	0	0	0	0	1.550
0	0	0	0	1	1.525
0	0	0	1	0	1.500
0	0	0	1	1	1.475
0	0	1	0	0	1.450
0	0	1	0	1	1.425
0	0	1	1	0	1.400
0	0	1	1	1	1.375
0	1	0	0	0	1.350
0	1	0	0	1	1.325
0	1	0	1	0	1.300
0	1	0	1	1	1.275
0	1	1	0	0	1.250
0	1	1	0	1	1.225
0	1	1	1	0	1.200
0	1	1	1	1	1.175
1	0	0	0	0	1.150
1	0	0	0	1	1.125
1	0	0	1	0	1.100
1	0	0	1	1	1.075
1	0	1	0	0	1.050
1	0	1	0	1	1.025
1	0	1	1	0	1.000
1	0	1	1	1	0.975
1	1	0	0	0	0.950
1	1	0	0	1	0.925
1	1	0	1	0	0.900
1	1	0	1	1	0.875
1	1	1	0	0	0.850
1	1	1	0	1	0.825
1	1	1	1	0	0.800
1	1	1	1	1	FAULT

Note: VID\_SEL tied to LGND. V(VDAC) is pre-positioned 50mV higher than VID values listed above for load line positioning. VID is measured at EAOUT with EAOUT shorted to FB, ROSC=50 KΩ and a 4200 Ω resistor connecting VSETPT to VDAC to cancel the 50 mV pre-position offset, as shown in Fig. 3.



Figure 11 depicts start-up sequence of converter with VR 11 VID with boot voltage, which is selected by VIDSEL pin based on Table 1. If there is no fault, the SS/DEL pin will start charging when the enable crosses the threshold. The error amplifier output EAOUT is clamped low until SS/DEL reaches 1.4V. The error amplifier will then regulate the converter's output voltage to match the SS/DEL voltage less the 1.4V offset until the converter output reaches the 1.1V boot voltage. The SS/DEL voltage continues to increase until it rises above the 3.0V threshold of VID delay comparator. The VID set inputs are then activated and VDAC pin transitions to the level determined by the VID inputs. The SS/DEL voltage continues to increase until it rises above 3.92V and allows the PGOOD signal to be asserted. SS/DEL finally settles at 4.0V, indicating the end of the soft start.

Figure 12 shows start-up sequence of converter VR 11 VID without boot voltage or AMD Opteron, AMD 6-bit VID which is selected by VIDSEL pin based on Table 1. If there is no fault, the SS/DEL pin will start charging. The error amplifier output EAOUT is clamped low until SS/DEL reaches 1.4V. The error amplifier will then regulate the converter's output voltage to match the SS/DEL voltage less the 1.4V offset until the converter output reaches the level determined by the VID inputs. The SS/DEL voltage continues to increase until it rises above 3.92V and allows the PGOOD signal to be asserted. SS/DEL finally settles at 4.0V, indicating the end of the soft start.




Figure 11 - Start-up sequence of converter with boot voltage

VCCL under voltage lock-out, VID fault modes, over current, as well as a low signal on the ENABLE input immediately sets the fault latch, which causes the EAOUT pin to drive low turning off the phase IC drivers. The PGOOD pin also drives low, and SS/DEL begin to discharge until the voltage reaches 0.2V. If the fault has cleared the fault latch will be reset by the discharge comparator allowing a normal soft start to occur.

Other fault conditions, such as over voltage, open sense lines, open loop monitor, and open daisy chain, set different fault latches, which start discharging SS/DEL, pull down EAOUT voltage and drive PGOOD low. However, the latches can only be reset by cycling VCCL power.




Figure 12 - Start-up sequence of converter without boot voltage

### Constant Over-Current Control during Soft Start

The over current limit threshold is set by a resistor connected between OCSET and VDAC. If the IIN pin voltage, which is proportional to the average current plus VDAC voltage, exceeds the OCSET voltage during soft start, the constant over-current control is activated. Figure 13 shows the constant over-current control with delay during soft start. The delay time is set by the ROSC resistor, which sets the number of switching cycles for the delay counter. The delay is required since over-current conditions can occur as part of normal operation due to inrush current. If an over-current occurs during soft start (before PGOOD is asserted), the SS/DEL voltage is regulated by the over current amplifier to limit the output current below the threshold set by OCSET voltage. If the over-current condition persists after delay time is reached, the fault latch will be set pulling the error amplifier's output low and inhibiting switching in the phase ICs. The SS/DEL capacitor will discharge until it reaches 0.2V and the fault latch is reset allowing a normal soft start to occur. If an over-current condition is again encountered during the soft start cycle, the constant over-current control actions will repeat and the converter will be in hiccup mode. The delay time is controlled by a counter which is triggered by clock. The counter values vary with switching frequency per phase in order to have a similar delay time for different switching frequencies.

### Over-Current Hiccup Protection after Soft Start

The over current limit threshold is set by a resistor connected between OCSET and VDAC pins. Figure 13 shows the constant over-current control with delay after PGOOD is asserted. The delay is required since over-current conditions can occur as part of normal operation due to load transients or VID transitions.

If the IIN pin voltage, which is proportional to the average current plus VDAC voltage, exceeds the OCSET voltage after PGOOD is asserted, it will initiate the discharge of the capacitor at SS/DEL. The magnitude of the discharge current is proportional to the voltage difference between IIN and OCSET and has a maximum nominal value of 55uA. If the over-current condition persists long enough for the SS/DEL capacitor to discharge below the 120mV offset of the delay comparator, the fault latch will be set pulling the error amplifier's output low and inhibiting switching in the phase ICs and de-asserting the PGOOD signal. The output current is not controlled during the delay time. The SS/DEL capacitor will discharge until it reaches 200 mV and the fault latch is reset allowing a normal soft start to occur. If an over-current condition is again encountered during the soft start cycle, the over-current action will repeat and the converter will be in hiccup mode.




Figure 13 - Over Current Protection waveforms during and after soft start

**Linear Regulator Output (VCCL)**

The IR3500A has a built-in linear regulator controller, and only an external NPN transistor is needed to create a linear regulator. The output voltage of the linear regulator can be programmed between 4.75V and 7.5V by the resistor divider at VCCLFB pin. The regulator output powers the gate drivers and other circuits of the phase ICs along with circuits in the control IC, and the voltage is usually programmed to optimize the converter efficiency. The linear regulator can be compensated by a 4.7uF capacitor at the VCCL pin. As with any linear regulator, due to stability reasons, there is an upper limit to the maximum value of capacitor that can be used at this pin and it's a function of the number of phases used in the multiphase architecture and their switching frequency. Figure 14 provides Bode plots for the linear regulator with 5 phases switching at 750 kHz.

An external 5V can be connected to this pin to replace the linear regulator with appropriate selection of the VCCLFB resistor divider, and VCCLDRV resistor. While using an external VCCL its essential to adjust it such that VCCLFB is slightly lower than the 1.19V reference voltage. This condition ensures that the VCCLDRV pin doesn't load the ROSC pin. The switching frequency, VSETPT, and OCSET are derived from the loading current of ROSC pin.




Figure 14 - VCCL regulator stability with 5 phases and PHSOUT equals 750 kHz.

**VCCL Under Voltage Lockout (UVLO)**

The IR3500A has no under voltage lockout for converter input voltage (VCC), but monitors the VCCL voltage instead, which is used for the gate drivers of phase ICs and circuits in control IC and phase ICs. During power up, the fault latch will be reset if VCCL is above 94% of the voltage set by resistor divider at VCCLFB pin. If VCCL voltage drops below 86% of the set value, the fault latch will be set.

**VID Fault Codes**

VID codes of 0000000X and 1111111X for VR11, and 11111 for AMD 5-bit Opteron will set the fault latch and disable the error amplifier. A 1.3 $\mu$ s delay is provided to prevent a fault condition from occurring during Dynamic VID changes. A VID FAULT condition is latched for VR 11 with boot voltage and can only be cleared by cycling power to VCCL.

**Voltage Regulator Ready (PGOOD)**

The PGOOD pin is an open-collector output and should be pulled up to a voltage source through a resistor. After soft start cycle is complete, the PGOOD remains high until the output voltage is within regulation and SS/DEL is above 3.92V. The PGOOD pin becomes low if the fault latch, over voltage latch, open sense line latch, or open daisy chain latch is set. A high level at the PGOOD pin indicates that the converter is in operation and has no fault. The PGOOD stays high as long as the output voltage is within 300 mV of the programmed VID. During start-up, it is pulled low with an input voltage as low as 2 V. It stays low until the startup sequence has completed, and the output voltage has moved to the programmed VID.

**Open Voltage Loop Detection**

The output voltage range of error amplifier is detected all the time to ensure the voltage loop is in regulation. If any fault condition forces the error amplifier output above VCCL-1.08V for 8 switching cycles, the fault latch is set. The fault latch can only be cleared by cycling power to VCCL.

**Load Current Indicator Output**

The VDRP pin voltage represents the average current of the converter plus the VDAC voltage. The load current information can be retrieved by a differential amplifier which subtracts the VDAC voltage from the VDRP voltage.

**Enable Input**

For Intel VID codes, pulling the ENABLE pin below 0.8V sets the Fault Latch and a voltage above 0.85V enables the soft start of the converter. For AMD VID codes, pulling the ENABLE pin below 1.14V sets the Fault Latch and a voltage above 1.2V enables the soft start of the converter.

**Thermal Monitoring (VRHOT)**

A resistor divider including a thermistor at the HOTSET pin sets the VRHOT threshold. The thermistor is usually placed at the temperature sensitive region of the converter, and is linearized by a series resistor. The IR3500A compares the HOTSET pin voltage with a reference voltage of 1.6V. The VRHOT pin is an open-collector output and should be pulled up to a voltage source through a resistor. If the thermal trip point is reached the VRHOT output drives low. The hysteresis of the VRHOT comparator is added to eliminate toggling of VRHOT output.

**Over Voltage Protection (OVP)**

The output over-voltage happens during normal operation if a high side MOSFET short occurs or if output voltage is out of regulation. The over-voltage protection comparator monitors Vo pin voltage. If Vo pin voltage exceeds VDAC by 130mV, as shown in Figure 14, IR3500A raises ROSC/OVP pin voltage to V(VCCL) - 1V, which sends over voltage signal to system. The ROSC/OVP pin can also be connected to a thyristor in a crowbar circuit, which pulls the converter input low in over voltage conditions. The over voltage condition also sets the over voltage fault latch,

which pulls error amplifier output low to turn off the converter output. At the same time IIN pin (ISHARE of phase ICs) is pulled up to VCCL to communicate the over voltage condition to phase ICs, as shown in Figure 15. In each phase IC, the OVP circuit overrides the normal PWM operation and will fully turn-on the low side MOSFET within approximately 150ns. The low side MOSFET will remain on until ISHARE pin voltage drops below  $V(VCCL) - 800mV$ , which signals the end of over voltage condition. An over voltage fault condition is latched in the IR3500A and can only be cleared by cycling power to the IR3500A VCCL.




Figure 15 - Over-voltage protection during normal operation

In the event of a high side MOSFET short before power up, the OVP flag is activated with as little supply voltage as possible, as shown in Figure 16. The VOSEN+ pin is compared against a fixed voltage of 1.73V (typical) for OVP conditions at power-up. The ROSC/OVP pin will be pulled higher than 1.6V with VCCLDRV voltage as low as 1.8V. An external MOSFET or comparator should be used to disable the silver box, activate a crowbar, or turn off the supply source. The 1.8V threshold is used to prevent false over-voltage triggering caused by pre-charging of output capacitors.

Pre-charging of converter output voltage may trigger OVP. If the converter output is pre-charged above 1.73V as shown in Figure 17, ROSC/OVP pin voltage will be higher than 1.6V when VCCLDRV voltage reaches 1.8V. ROSC/OVP pin voltage will be  $VCCLDRV - 1V$  and rise with VCCLDRV voltage until VCCL is above UVLO threshold, after which ROSC/OVP pin voltage will be  $VCCL - 1V$ . The converter cannot start unless the over voltage condition stops and VCCL is cycled. If the converter output is pre-charged 130mV above VDAC but lower than 1.73V, as shown in Figure 17, the converter will soft start until SS/DEL voltage is above 3.92V (4.0V-0.08V). Then, over voltage comparator is activated and fault latch is set.






Figure 16 - Over-voltage protection during power-up




Figure 17 - Over-voltage protection with pre-charging converter output  $V_o > 1.73V$




Figure 18 - Over-voltage protection with pre-charging converter output  $VID + 0.13V < V_o < 1.73V$

During dynamic VID down, OVP may be triggered when output voltage can not follow VDAC voltage change at light load with large output capacitance. Therefore, over-voltage threshold is raised to 1.73V from VDAC+130mV whenever dynamic VID is detected and the difference between output voltage and VDAC is more than 50mV, as shown in Figure 19. The over-voltage threshold is changed back to VDAC+130mV if the difference is smaller than 50mV.

The overall system must be considered when designing for OVP. In many cases the over-current protection of the AC-DC or DC-DC converter supplying the multiphase converter will be triggered and provide effective protection without damage as long as all PCB traces and components are sized to handle the worst-case maximum current. If this is not possible, a fuse can be added in the input supply to the multiphase converter.

### Open Remote Sense Line Protection

If either remote sense line VOSEN+ or VOSEN- or both are open, the output of remote sense amplifier (VO) drops. The IR3500A monitors VO pin voltage continuously. If VO voltage is lower than 200 mV, two separate pulse currents are applied to VOSEN+ and VOSEN- pins respectively to check if the sense lines are open. If VOSEN+ is open, a voltage higher than 90% of V(VCCL) will be present at VOSEN+ pin and the output of open line detect comparator will be high. If VOSEN- is open, a voltage higher than 700mV will be present at VOSEN- pin and the output of open-line-detect comparator will be high. The open sense line fault latch is set, which pulls error amplifier output low immediately and shut down the converter. The SS/DEL voltage is discharged and the fault latch can only be reset by cycling VCCL power.




Figure 19 - Over-voltage protection during dynamic VID

### Open Daisy Chain Protection

IR3500A checks the daisy chain every time it powers up. It starts a daisy chain pulse on the PHSOUT pin and detects the feedback at PHSIN pin. If no pulse comes back after 32 CLKOUT pulses, the pulse is restarted again. If the pulse fails to come back the second time, the open daisy chain fault is registered, and SS/DEL is not allowed to charge. The fault latch can only be reset by cycling the power to VCCL.

After powering up, the IR3500A monitors PHSIN pin for a phase input pulse equal or less than the number of phases detected. If PHSIN pulse does not return within the number of phases in the converter, another pulse is started on PHSOUT pin. If the second started PHSOUT pulse does not return on PHSIN, an open daisy chain fault is registered.

### Phase Number Determination

After a daisy chain pulse is started, the IR3500A checks the timing of the input pulse at PHSIN pin to determine the phase number. This information is used to have symmetrical phase delay between phase switching without the need of any external component.

### Single Phase Operation

In an architecture where only a single phase is needed the switching frequency is determined by the clock frequency.

**APPLICATIONS INFORMATION**




Figure 20 - IR3500A / IR3505 Three Phase AMD Opteron Converter




Figure 21 - IR3500A / IR3505 Six Phase VRM11.0 / VRD11.0 / EVRD11.0 Converter

## DESIGN PROCEDURE

### Oscillator Resistor $R_{osc}$

The oscillator of IR500 generates square-wave pulses to synchronize the phase ICs. The switching frequency of each phase converter equals the PHSOUT frequency, which is set by the external resistor  $R_{osc}$  according to the curve in Figure 23. The CLKOUT frequency equals the switching frequency multiplied by the phase number. The  $R_{osc}$  sets the reference current used for the no load offset and OCSET which is given by Figure 23 and equals:

$$I_{SETPT} = I_{OCSET} = \frac{0.595}{R_{osc}} \quad (1)$$

### Soft Start Capacitor $C_{SS/DEL}$

The soft start capacitor  $C_{SS/DEL}$  programs five different time parameters. They include soft start delay time, soft start time, VID sample delay time, VR ready delay time and over-current fault latch delay time after VR ready.

For the converter using VR11 VID with boot voltage, the SS/DEL pin voltage controls the slew rate of the converter output voltage, as shown in Figure 10. After the ENABLE pin voltage rises above 0.85V, there is a soft-start delay time TD1, after which the error amplifier output is released to allow the soft start of output voltage. The soft start time TD2 represents the time during which converter voltage rises from zero to 1.1V. The VID sample delay time (TD3) is the time period when VID stays at boot voltage of 1.1V. VID rise or fall time (TD4) is the time when VID changes from boot voltage to the final voltage. The VR ready delay time (TD5) is the time period from VR reaching the final voltage to the VR ready signal being issued, which is determined by the delay comparator threshold.

$C_{SS/DEL} = 0.1\mu\text{F}$  meets all the specifications of TD1 to TD5, which are determined by (2) to (6) respectively.

$$TD1 = \frac{C_{SS/DEL} * 1.4}{I_{CHG}} = \frac{C_{SS/DEL} * 1.4}{52.5 * 10^{-6}} \quad (2)$$

$$TD2 = \frac{C_{SS/DEL} * 1.1}{I_{CHG}} = \frac{C_{SS/DEL} * 1.1}{52.5 * 10^{-6}} \quad (3)$$

$$TD3 = \frac{C_{SS/DEL} * (3 - 1.4 - 1.1)}{I_{CHG}} = \frac{C_{SS/DEL} * 0.7}{52.5 * 10^{-6}} \quad (4)$$

$$TD4 = \frac{C_{SS/DEL} * |V_{DAC} - 1.1|}{I_{CHG}} = \frac{C_{SS/DEL} * |V_{DAC} - 1.1|}{52.5 * 10^{-6}} \quad (5)$$

$$TD5 = \frac{C_{SS/DEL} * (3.92 - 3)}{I_{CHG}} - TD4 = \frac{C_{SS/DEL} * 0.92}{52.5 * 10^{-6}} - TD4 \quad (6)$$

For the converter using VR 11 VID without boot voltage or AMD 5-bit and 6-bit VIDs, the SS/DEL pin voltage controls the slew rate of the converter output voltage, as shown in Figure 11. After the ENABLE pin voltage rises above 0.85V/1.2V, there is a soft-start delay time TD1, after which the error amplifier output is released to allow the soft start. The soft start time TD2 represents the time during which converter voltage rises from zero to  $V_o$ . VR ready delay time (TD3) is the time period from VR reaching the final voltage to the VR ready signal being issued. Calculate  $C_{SS/DEL}$  based on the required soft start time (TD2).

$$C_{SS/DEL} = \frac{TD2 * I_{CHG}}{V_o} = \frac{TD2 * 52.5 * 10^{-6}}{V_o} \quad (7)$$

The soft start delay time (TD1) and VR ready delay time (TD3) are determined by (8) to (9) respectively.

$$TD1 = \frac{C_{SS/DEL} * 1.4}{I_{CHG}} = \frac{C_{SS/DEL} * 1.4}{52.5 * 10^{-6}} \quad (8)$$

$$TD3 = \frac{C_{SS/DEL} * (4.0 - V_O)}{I_{CHG}} = \frac{C_{SS/DEL} * (4.0 - V_O)}{52.5 * 10^{-6}} \quad (9)$$

Once CSS/DEL is chosen, the minimum over-current fault latch delay time TOCDEL is fixed and can be quantified as

$$t_{OCDEL} = \frac{C_{SS/DEL} * 0.12}{I_{DISCHG}} = \frac{C_{SS/DEL} * 0.12}{55 * 10^{-6}} \quad (10)$$

### VDAC Slew Rate Programming Capacitor $C_{VDAC}$ and Resistor $R_{VDAC}$

The slew rate of VDAC down-slope SRDOWN can be programmed by the external capacitor  $C_{VDAC}$  as defined in (11), where ISINK is the sink current of VDAC pin. The slew rate of VDAC up-slope is the same as that of down-slope. The resistor  $R_{VDAC}$  is used to compensate VDAC circuit and can be calculated as follows

$$C_{VDAC} = \frac{I_{SINK}}{SR_{DOWN}} = \frac{44 * 10^{-6}}{SR_{DOWN}} \quad (11)$$

$$R_{VDAC} = 0.5 + \frac{3.2 * 10^{-15}}{C_{VDAC}^2} \quad (12)$$

### Over Current Setting Resistor $R_{OCSET}$

The inductor DC resistance is utilized to sense the inductor current. The copper wire of inductor has a constant temperature coefficient of 3850 ppm/°C, and therefore the maximum inductor DCR can be calculated from (13), where RL\_MAX and RL\_ROOM are the inductor DCR at maximum temperature TL\_MAX and room temperature T\_ROOM respectively.

$$R_{L\_MAX} = R_{L\_ROOM} * [1 + 3850 * 10^{-6} * (T_{L\_MAX} - T_{ROOM})] \quad (13)$$

The total input offset voltage (VCS\_TOFST) of current sense amplifier in phase ICs is the sum of input offset (VCS\_OFST) of the amplifier itself and that created by the amplifier input bias current flowing through the current sense resistor RCS.

$$V_{CS\_TOFST} = V_{CS\_OFST} + I_{CSIN+} * R_{CS} \quad (14)$$

The over-current limit is set by the external resistor ROCSET and is given by (15). In a multiphase architecture the peak to peak ripple of the net inductor current is much smaller than the stand alone phase due to interleaving. The ratio of the peak to average current in this case can be approximated using (16).

$$R_{OCSET} = \left[ \frac{I_{LIMIT}}{n} * R_{L\_MAX} * (1 + K_P) + V_{CS\_TOFST} \right] * G_{CS} / I_{OCSET} \quad (15)$$

$$K_P = \frac{\left[ V_i \cdot D \cdot (1 - D) \cdot n \cdot \left( D - \frac{m}{n} \right) \cdot \left( \frac{m+1}{n} - D \right) \right]}{(I_{LIMIT} / n) \cdot L \cdot f_{sw} \cdot 2 \cdot D \cdot (1 - D)} \quad (16)$$

Where;  $I_{LIMIT}$ =Over current limit,  $n$ =Number of phases,  $K_P$ =Ratio of the peak to average current for the inductor,  $G_{CS}$ =Gain of the current sense amplifier,  $I_{OCSET}$ = Determined by the ROSET and given by Figure 24,  $D=V_o/V_i$ ,  $m$ =Maximum integer that doesn't exceed  $(n \cdot D)$

**No Load Output Voltage Setting Resistor  $R_{VSETPT}$ ,**

A resistor between VSETPT pin and VDAC is used to create output voltage offset  $V_{O\_NLOFST}$ , which is the difference between VDAC voltage and output voltage at no load condition.  $R_{VSETPT}$  is determined by (17), where  $I_{VSETPT}$  is the current flowing out of VSETPT pin as shown in Figure 23.

$$R_{VSETPT} = \frac{V_{O\_NLOFST}}{I_{VSETPT}} \quad (17)$$

**VCCL Capacitor  $C_{VCCL}$**

The capacitor is selected based on the stability requirement of the linear regulator and the load current to be driven. The linear regulator supplies the bias and gate drive current of the phase ICs. A 4.7uF normally ensures stable VCCL performance for Intel VR11 and AMD applications.

**VCCL Programming Resistor  $R_{VCCLFB1}$  and  $R_{VCCLFB2}$**

Since VCCL voltage is proportional to the MOSFET gate driver loss and inversely proportional to the MOSFET conduction loss, the optimum voltage should be chosen to maximize the converter efficiency. VCCL linear regulator consists of an external NPN transistor, a ceramic capacitor and a programmable resistor divider. Pre-select  $R_{VCCLFB1}$ , and calculate  $R_{VCCLFB2}$  from (18).

$$R_{VCCLFB2} = \frac{R_{VCCLFB1} * 1.19}{VCCL - 1.19} \quad (18)$$

**VCCL Regulator Drive Resistor  $R_{VCCLDRV}$**

The drive resistor is primarily dependent on the load current requirement of the linear regulator and the minimum input voltage requirements. The following equation gives an estimate of the average load current of the switching phase ICs.

$$I_{drive\_avg} = [(Q_{gb} + Q_{gt}) \cdot f_{sw} + 10mA] \cdot n \quad (19)$$

$Q_{gb}$  and  $Q_{gt}$  are the gate charge of the top and bottom FET. For a minimum input voltage and a maximum VCCL, the maximum  $R_{VCCLDRV}$  required to use the full pull-down current of the VCCL driver is given by

$$R_{VCCLDRV} = \frac{V_I(\min) - 0.7 - VCCL(\max)}{I_{drive\_avg} / \beta_{\min}} \quad (20)$$

Due to limited pull down capability of the VCCLDRV pin, make sure the following condition is satisfied.

$$\frac{V_I(\max) - 0.7 - VCCL(\min)}{R_{VCCLDRV}} < 10mA \quad (21)$$

In the above equation,  $V_I(\min)$  and  $V_I(\max)$  is the minimum and maximum anticipated input voltage. If the above condition is not satisfied there is a need to use a device with higher  $\beta_{\min}$  or Darlington configuration can be used instead of a single NPN transistor.

**Thermistor  $R_{THERM}$  and Over Temperature Setting Resistors  $R_{HOTSET1}$  and  $R_{HOTSET2}$**

The threshold voltage of VRHOT comparator is fixed at 1.6V, and a negative temperature coefficient (NTC) thermistor  $R_{THERM}$  is required to sense the temperature of the power stage. If we pre-select  $R_{THERM}$ , the NTC thermistor resistance at allowed maximum temperature  $T_{MAX}$  is calculated from (22).



$$R_{TMAX} = R_{THERM} * EXP[B_{THERM} * (\frac{1}{T_{L\_MAX}} - \frac{1}{T_{ROOM}})] \quad (22)$$

Select the series resistor RHOTSET2 to linearize the NTC thermistor, which has non-linear characteristics in the operational temperature range. Then calculate RHOTSET1 corresponding to the allowed maximum temperature TMAX from (23).

$$R_{HOTSET1} = \frac{(R_{TMAX} + R_{HOTSET2}) * (VCCL - 1.6)}{1.6} \quad (23)$$

**VOLTAGE LOOP COMPENSATION**

The adaptive voltage positioning (AVP) is usually adopted in the computer applications to improve the transient response and reduce the power loss at heavy load. Like current mode control, the adaptive voltage positioning loop introduces an extra zero to the voltage loop and splits the double poles of the power stage, which makes the voltage loop compensation much easier.

Adaptive voltage positioning lowers the converter voltage by Ro\*Io, where Ro is the required output impedance of the converter. Pre-select feedback resistor RFB, and calculate the droop resistor RDRP,

$$R_{DRP} = \frac{R_{FB} * R_{L\_MAX} * G_{CS}}{n * R_O} \quad (25)$$

The selection of compensation types depends on the output capacitors used in the converter. For applications using Electrolytic, Polymer or AL-Polymer capacitors and running at lower frequency, type II compensation shown in Figure 22(a) is usually enough. While for the applications using only ceramic capacitors and running at higher frequency, type III compensation shown in Figure 22(b) is preferred.

For applications where AVP is not required, the compensation is the same as for the regular voltage mode control. For converters using Polymer, AL-Polymer, and ceramic capacitors, which have much higher ESR zero frequency, type III compensation is required as shown in Figure 22(b) with RDRP and CDRP removed.




Figure 22 - Voltage loop compensation network

**Type II Compensation for AVP Applications**

Determine the compensation at no load, the worst case condition. Choose the crossover frequency fc between 1/10 and 1/5 of the switching frequency per phase. Assume the time constant of the resistor and capacitor across the output inductors matches that of the inductor, and determine RCP and CCP from (26) and (27), where LE and CE are the equivalent inductance of output inductors and the equivalent capacitance of output capacitors respectively.

$$R_{CP} = \frac{(2\pi * f_C)^2 * L_E * C_E * R_{FB} * 5}{V_I * \sqrt{1 + (2\pi * f_C * C * R_C)^2}} \quad (26)$$

$$C_{CP} = \frac{10 * \sqrt{L_E * C_E}}{R_{CP}} \quad (27)$$

CCP1 is optional and may be needed in some applications to reduce the jitter caused by the high frequency noise. A ceramic capacitor between 10pF and 220pF is usually enough.

### Type III Compensation for AVP Applications

Determine the compensation at no load, the worst case condition. Assume the time constant of the resistor and capacitor across the output inductors matches that of the inductor, the crossover frequency and phase margin of the voltage loop can be estimated by (28) and (29), where R<sub>LE</sub> is the equivalent resistance of inductor DCR.

$$f_{C1} = \frac{R_{DRP}}{2\pi * C_E * G_{CS} * R_{FB} * R_{LE}} \quad (28)$$

$$\theta_{C1} = 90 - A \tan(0.5) * \frac{180}{\pi} \quad (29)$$

Choose the desired crossover frequency  $f_c$  around  $f_{c1}$  estimated by (28) or choose  $f_c$  between 1/10 and 1/5 of the switching frequency per phase, and select the components to ensure the slope of close loop gain is -20dB per decade around the crossover frequency. Choose resistor R<sub>FB1</sub> according to (30), and determine C<sub>FB</sub> and C<sub>DRP</sub> from (31) and (32).

$$R_{FB1} = \frac{1}{2} R_{FB} \quad \text{to} \quad R_{FB1} = \frac{2}{3} R_{FB} \quad (30)$$

$$C_{FB} = \frac{1}{4\pi * f_C * R_{FB1}} \quad (31)$$

$$C_{DRP} = \frac{(R_{FB} + R_{FB1}) * C_{FB}}{R_{DRP}} \quad (32)$$

R<sub>CP</sub> and C<sub>CP</sub> have limited effect on the crossover frequency, and are used only to fine tune the crossover frequency and transient load response. Determine R<sub>CP</sub> and C<sub>CP</sub> from (33) and (34).

$$R_{CP} = \frac{(2\pi * f_C)^2 * L_E * C_E * R_{FB} * 5}{V_I} \quad (33)$$

$$C_{CP} = \frac{10 * \sqrt{L_E * C_E}}{R_{CP}} \quad (34)$$

CCP1 is optional and may be needed in some applications to reduce the jitter caused by the high frequency noise. A ceramic capacitor between 10pF and 220pF is usually enough.

### Type III Compensation for Non-AVP Applications

Resistor R<sub>DRP</sub> and capacitor C<sub>DRP</sub> are not needed. Choose the crossover frequency  $f_c$  between 1/10 and 1/5 of the switching frequency per phase and select the desired phase margin  $\theta_c$ . Calculate K factor from (35), and determine the component values based on (36) to (40),

$$K = \tan\left[\frac{\pi}{4} * \left(\frac{\theta_C}{180} + 1.5\right)\right] \quad (35)$$

$$R_{CP} = R_{FB} * \frac{(2\pi * \sqrt{L_E * C_E} * f_C)^2 * 5}{V_I * K} \quad (36)$$

$$C_{CP} = \frac{K}{2\pi * f_C * R_{CP}} \quad (37)$$

$$C_{CP1} = \frac{1}{2\pi * f_C * K * R_{CP}} \quad (38)$$

$$C_{FB} = \frac{K}{2\pi * f_C * R_{FB}} \quad (39)$$

$$R_{FB1} = \frac{1}{2\pi * f_C * K * C_{FB}} \quad (40)$$

## DESIGN EXAMPLE 1 – AMD OPTERON CONVERTER (FIGURE 20)

### SPECIFICATIONS

Input Voltage:  $V_I=12$  V  
 DAC Voltage:  $V_{DAC}=1.3$  V  
 No Load Output Voltage Offset:  $V_{O\_NLOFST}=10$  mV  
 Output Current:  $I_O=120$  ADC  
 Maximum Output Current:  $I_{OMAX}=135$  ADC  
 Output Impedance:  $R_O=0.7$  m $\Omega$   
 Soft Start Delay Time:  $TD1=1-5$ mS  
 Soft Start Time:  $TD2=2$  mS  
 VR Ready Delay Time:  $TD3=0-10$ mS  
 Maximum Over Current Delay:  $t_{OCDEL}<2.5$ mS  
 Dynamic VID Down-Slope Slew Rate:  $SR_{DOWN}=2.5$ mV/uS  
 Over Temperature Threshold:  $T_{MAX}=115$  °C

### POWER STAGE

Phase Number:  $n=3$   
 Switching Frequency:  $f_{sw}=250$  kHz  
 Output Inductors:  $L=470$  nH,  $R_L=1$  m $\Omega$   
 Output Capacitors: Polymer,  $C=560$ uF,  $R_C=7$ m $\Omega$ , Number  $C_n=12$

### IR3500A EXTERNAL COMPONENTS

#### Oscillator Resistor $R_{osc}$

Once the switching frequency is chosen,  $R_{OSC}$  can be determined from the curve in Figure 23. For a switching frequency of 250kHz per phase, choose  $R_{OSC}=50$ k $\Omega$ . The reference current for  $V_{SETPT}$  and  $OCSET$  is given by 11.9 uA.

#### Soft Start Capacitor $C_{SS/DEL}$

Determine the soft start capacitor from the required soft start time.

$$C_{SS/DEL} = \frac{TD2 * I_{CHG}}{V_O} = \frac{2 * 10^{-3} * 52.5 * 10^{-6}}{1.3} = 0.1 \mu F$$

The soft start delay time is

$$TD1 = \frac{C_{SS/DEL} * 1.4}{I_{CHG}} = \frac{0.1 * 10^{-6} * 1.4}{52.5 * 10^{-6}} = 2.67mS$$

The VR ready delay time is

$$TD3 = \frac{C_{SS/DEL} * (4.0 - V_O)}{I_{CHG}} = \frac{0.1 * 10^{-6} * (4.0 - 1.3)}{52.5 * 10^{-6}} = 5.14mS$$

The minimum over current fault latch delay time is

$$t_{OCDEL} = \frac{C_{SS/DEL} * 0.12}{I_{DISCHG}} = \frac{0.1 * 10^{-6} * 0.12}{55 * 10^{-6}} = 0.2mS$$

### VDAC Slew Rate Programming Capacitor $C_{VDAC}$ and Resistor $R_{VDAC}$

Calculate the VDAC down-slope slew-rate programming capacitor from the required down-slope slew rate. The up-slope slew rate is the same as the down-slope slew rate.

$$C_{VDAC} = \frac{I_{SINK}}{SR_{DOWN}} = \frac{44 * 10^{-6}}{2.5 * 10^{-3} / 10^{-6}} = 18nF$$

Calculate the programming resistor.

$$R_{VDAC} = 0.5 + \frac{3.2 * 10^{-15}}{C_{VDAC}^2} = 0.5 + \frac{3.2 * 10^{-15}}{(18 * 10^{-9})^2} = 10\Omega$$

### Over Current Setting Resistor $R_{OCSET}$

The room temperature is 25°C and the target PCB temperature is 100 °C. The phase IC die temperature is about 1 °C higher than that of phase IC, and the inductor temperature is close to PCB temperature.

Calculate Inductor DC resistance at 100 °C,

$$R_{L\_MAX} = R_{L\_ROOM} * [1 + 3850 * 10^{-6} * (T_{L\_MAX} - T_{ROOM})] = 1 * 10^{-3} * [1 + 3850 * 10^{-6} * (100 - 25)] = 1.29m\Omega$$

Set the over current limit at 135A. From Figure 24, the bias current of OCSET pin (IOCSET) is 11.9uA with ROSC=50kΩ. The total current sense amplifier input offset voltage is 0.3mV, which includes the offset created by the current sense amplifier (CSA) input bias current through the resistor RCS.

$$V_{CS\_TOFST} = 0.3mV$$

Calculate constant KP, the ratio of inductor peak current over average current in each phase,

$$K_P = \frac{\left[ V_I \cdot D \cdot (1 - D) \cdot n \cdot \left( D - \frac{m}{n} \right) \cdot \left( \frac{m+1}{n} - D \right) \right]}{\left( I_{LIMIT} / n \right) \cdot L \cdot f_{sw} \cdot 2 \cdot D \cdot (1 - D)} = \frac{\left[ 12 \cdot 0.108 \cdot (1 - 0.108) \cdot 3 \cdot \left( 0.108 - \frac{0}{3} \right) \cdot \left( \frac{0+1}{3} - 0.108 \right) \right]}{(135/3) \cdot 0.47u \cdot 250k \cdot 2 \cdot 0.108 \cdot (1 - 0.108)} = 0.082$$

$$R_{OCSET} = \left[ \frac{I_{LIMIT}}{n} * R_{L\_MAX} * (1 + K_P) + V_{CS\_TOFST} \right] * G_{CS} / I_{OCSET}$$

$$= \left( \frac{135}{3} * 1.29 * 10^{-3} * 1.082 + 0.3 * 10^{-3} \right) * 34 / (11.9 * 10^{-6}) = 181k\Omega$$

**No Load Output Voltage Setting Resistor  $R_{VSETPT}$  and Adaptive Voltage Positioning Resistor  $R_{DRP}$**

From Figure 24, the bias current of VSETPT pin is 11.9uA with ROSC=50kΩ.

$$R_{VSETPT} = \frac{V_{CS\_TOFST}}{I_{VSETPT}} = \frac{10 * 10^{-3}}{11.9 * 10^{-6}} = 840 \Omega, \text{ choose } R_{VSETPT}=825\Omega.$$

**VCCL Programming Resistor  $R_{VCCLFB1}$  and  $R_{VCCLFB2}$**

Choose VCCL=7V to maximize the converter efficiency. Pre-select  $R_{VCCLFB1}=20k\Omega$ , and calculate  $R_{VCCLFB2}$ .

$$R_{VCCLFB2} = \frac{R_{VCCLFB1} * 1.19}{VCCL - 1.19} = \frac{20 * 10^3 * 1.19}{7 - 1.19} = 4.05k\Omega$$

**VCCL Drive Resistor  $R_{VCCLDRV}$**

The maximum drive current for the linear regulator is dependent on the type of MosFET used. For this example its assumed that IR6622/ IRF6691 are used as buck switches.

$$I_{drive\_avg} = [(47n + 11n) \cdot 250k + 10mA] \cdot 3 = 75mA \quad (19)$$

The minimum input voltage is assumed to be 10 V and VCCL is fixed at 6.5V for this design.

$$R_{VCCLDRV} = \frac{10V - 0.7V - 6.5V}{75mA / 50} = 1.8k\Omega \quad (20)$$

Assuming the maximum input voltage to as 14 V,

$$\frac{14V - 0.7 - 6.5}{1.8k\Omega} = 3mA < 10mA \quad (21)$$

**Thermistor  $R_{THERM}$  and Over Temperature Setting Resistors  $R_{HOTSET1}$  and  $R_{HOTSET2}$**

Choose NTC thermistor  $R_{THERM}=2.2k\Omega$ , which has a constant of  $B_{THERM}=3520$ , and the NTC thermistor resistance at the allowed maximum temperature  $T_{MAX}$  is,

$$R_{TMAX} = R_{THERM} * EXP[B_{THERM} * (\frac{1}{T_{L\_MAX}} - \frac{1}{T_{ROOM}})] = 2.2 * 10^3 * EXP[3520 * (\frac{1}{273+115} - \frac{1}{273+25})] = 142\Omega$$

Select  $R_{HOTSET2} = 931\Omega$  to linearize the NTC, which has non-linear characteristics in the operational temperature range. Then calculate  $R_{HOTSET1}$  corresponding to the allowed maximum temperature  $T_{MAX}$ .

$$R_{HOTSET1} = \frac{(R_{TMAX} + R_{HOTSET2}) * (VCCL - 1.6)}{1.6} = \frac{(142 + 931) * (7 - 1.6)}{1.6} = 3.63k\Omega, \quad \text{choose}$$

$R_{HOTSET1}=3.65k\Omega$ .

**VOLTAGE LOOP COMPENSATION**

Type II compensation is used for the converter with Polymer output capacitors. Choose the crossover frequency  $f_c=25kHz$ , which is 1/10 of the switching frequency per phase, and determine  $R_{cp}$  and  $C_{cp}$ .

Pre-select  $R_{FB}=2.00k\Omega$ , and calculate  $R_{DRP}$ ,  $R_{CP}$  and  $C_{CP}$ .

$$R_{DRP} = \frac{R_{FB} * R_{L\_MAX} * G_{CS}}{n * R_O} = \frac{2000 * 1.29 * 10^{-3} * 34}{3 * 0.7 * 10^{-3}} = 41.8k\Omega, \text{ choose } R_{DRP}=42.2k\Omega$$

$$R_{CP} = \frac{(2\pi * f_C)^2 * L_E * C_E * R_{FB} * 5}{V_I * \sqrt{1 + (2\pi * f_C * C * R_C)^2}} = \frac{(2\pi * 25 * 10^3)^2 * (470 * 10^{-9} / 3) * (560 * 10^{-6} * 12) * 2000 * 5}{12 * \sqrt{1 + (2\pi * 25 * 10^3 * 560 * 10^{-6} * 7 * 10^{-3})^2}} = 21.5k\Omega,$$

$$C_{CP} = \frac{10 * \sqrt{L_E * C_E}}{R_{CP}} = \frac{10 * \sqrt{(470 * 10^{-9} / 3) * (560 * 10^{-6} * 12)}}{21.5 * 10^3} = 15nF$$

Choose C<sub>CP</sub>=47pF to reduce high frequency noise.

## DESIGN EXAMPLE 2 – VR11 HIGH FREQUENCY ALL-CERAMIC CONVERTER (FIG. 21)

### SPECIFICATIONS

Input Voltage: V<sub>I</sub>=12 V  
 DAC Voltage: V<sub>DAC</sub>=1.3 V  
 No Load Output Voltage Offset: V<sub>O\_NLOFST</sub>=20 mV  
 Output Current: I<sub>O</sub>=105 ADC  
 Maximum Output Current: I<sub>O</sub>MAX=120 ADC  
 Output Impedance: R<sub>O</sub>=0.91 mΩ  
 Soft Start Delay Time: TD1=1-5mS  
 Soft Start Time: TD2=0-3mS  
 VID Sample Delay Time: TD3=0.05-3mS  
 VID Rise Time: TD4=0-2.5mS  
 VR Ready Delay Time: TD5=0-3mS  
 Maximum Over Current Delay Time: t<sub>OCDEL</sub><2.5mS  
 Dynamic VID Down-Slope Slew Rate: S<sub>RDOWN</sub>=2.5mV/uS  
 Over Temperature Threshold: T<sub>MAX</sub>=115 °C

### POWER STAGE

Phase Number: n=6  
 Switching Frequency: f<sub>sw</sub> = 800 kHz  
 Output Inductors: L=100 nH, R<sub>L</sub>=0.5 mΩ  
 Output Capacitors: Ceramic, C=22uF, R<sub>C</sub>= 2mΩ, Number C<sub>n</sub>=62

### IR3500A EXTERNAL COMPONENTS

#### Oscillator Resistor *R<sub>osc</sub>*

Once the switching frequency is chosen, R<sub>OSC</sub> can be determined from the curve in Figure 23 data sheet. For a switching frequency of 800kHz per phase, choose R<sub>OSC</sub> = 15.0 kΩ. The reference current is given by 40uA.

#### Soft Start Capacitor *C<sub>SS/DEL</sub>*

Determine the soft start capacitor to meet the specifications of the delay time.

Choose C<sub>SS/DEL</sub>=0.1uF. The soft start delay time is

$$TD1 = \frac{C_{SS/DEL} * 1.4}{I_{CHG}} = \frac{0.1 * 10^{-6} * 1.4}{52.5 * 10^{-6}} = 2.67mS$$

The soft start time is

$$TD2 = \frac{C_{SS/DEL} * 1.1}{I_{CHG}} = \frac{0.1 * 10^{-6} * 1.1}{52.5 * 10^{-6}} = 2.1mS$$

The VID sample delay time is

$$TD3 = \frac{C_{SS/DEL} * (3.2 - 1.4 - 1.1)}{I_{CHG}} = \frac{0.1 * 10^{-6} * 0.7}{52.5 * 10^{-6}} = 1.33mS$$

VID rise time is

$$TD4 = \frac{C_{SS/DEL} * |V_{DAC} - 1.1|}{I_{CHG}} = \frac{0.1 * 10^{-6} * |1.3 - 1.1|}{52.5 * 10^{-6}} = 0.38mS$$

The VR ready delay time is

$$TD5 = \frac{C_{SS/DEL} * (3.92 - 3)}{I_{CHG}} - TD4 = \frac{0.1 * 10^{-6} * 0.92}{52.5 * 10^{-6}} - TD4 = 1.37mS$$

Minimum over current fault latch delay time is

$$t_{OCDEL} = \frac{C_{SS/DEL} * 0.12}{I_{OCDISCHG}} = \frac{0.1 * 10^{-6} * 0.12}{55 * 10^{-6}} = 0.21ms$$

#### **VDAC Slew Rate Programming Capacitor $C_{VDAC}$ and Resistor $R_{VDAC}$**

Calculate the VDAC down-slope slew-rate programming capacitor from the required down-slope slew rate. The up-slope slew rate is the same as the down-slope slew rate.

$$C_{VDAC} = \frac{I_{SINK}}{SR_{DOWN}} = \frac{44 * 10^{-6}}{2.5 * 10^{-3} / 10^{-6}} = 18nF$$

Calculate the programming resistor.

$$R_{VDAC} = 0.5 + \frac{3.2 * 10^{-15}}{C_{VDAC}^2} = 0.5 + \frac{3.2 * 10^{-15}}{(18 * 10^{-9})^2} = 10\Omega$$

#### **Over Current Setting Resistor $R_{OCSET}$**

The room temperature is 25°C and the target PCB temperature is 100 °C. The phase IC die temperature is about 1 °C higher than that of phase IC, and the inductor temperature is close to PCB temperature.

Calculate Inductor DC resistance at 100 °C,

$$R_{L\_MAX} = R_{L\_ROOM} * [1 + 3850 * 10^{-6} * (T_{L\_MAX} - T_{ROOM})] = 0.5 * 10^{-3} * [1 + 3850 * 10^{-6} * (100 - 25)] = 0.64m\Omega$$

Set the over current limit at 135A. From Figure 22, the bias current of OCSET pin (LOCSET) is 40uA with ROSC=15kΩ. The total current sense amplifier input offset voltage is 0.3mV, which includes the offset created by the current sense amplifier (CSA) input bias current through the resistor RCS.

$$V_{CS\_TOFST} = 0.3mV$$

Calculate constant  $K_P$ , the ratio of inductor peak current over average current in each phase,

$$K_P = \frac{\left[ V_I \cdot D \cdot (1-D) \cdot n \cdot \left( D - \frac{m}{n} \right) \cdot \left( \frac{m+1}{n} - D \right) \right]}{\left( I_{LIMIT} / n \right) \cdot L \cdot f_{sw} \cdot 2 \cdot D \cdot (1-D)} = \frac{\left[ 12 \cdot 0.108 \cdot (1-0.108) \cdot 6 \cdot \left( 0.108 - \frac{0}{6} \right) \cdot \left( \frac{0+1}{6} - 0.108 \right) \right]}{(135/6) \cdot 0.1\mu \cdot 800k \cdot 2 \cdot 0.108 \cdot (1-0.108)} = 0.126$$

$$R_{OCSET} = \left[ \frac{I_{LIMIT}}{n} \cdot R_{L\_MAX} \cdot (1 + K_P) + V_{CS\_TOFST} \right] \cdot G_{CS} / I_{OCSET}$$

$$= \left( \frac{135}{6} \cdot 0.64 \cdot 10^{-3} \cdot 1.126 + 0.3 \cdot 10^{-3} \right) \cdot 34 / (40 \cdot 10^{-6}) = 14k\Omega$$

Calculate constant  $K_P$ , the ratio of inductor peak current over average current in each phase,

### No Load Output Voltage Setting Resistor $R_{VSETPT}$ and Adaptive Voltage Positioning Resistor $R_{DRP}$

From Figure 24, the bias current of VSETPT pin is 40uA with  $R_{OSC}=15k\Omega$ .

$$R_{VSETPT} = \frac{V_{O\_NLOFST}}{I_{VSETPT}} = \frac{20 \cdot 10^{-3}}{40 \cdot 10^{-6}} = 500\Omega$$

### VCCL Programming Resistor $R_{VCCLFB1}$ and $R_{VCCLFB2}$

Choose  $VCCL=7V$  to maximize the converter efficiency. Pre-select  $R_{VCCLFB1}=20k\Omega$ , and calculate  $R_{VCCLFB2}$ .

$$R_{VCCLFB2} = \frac{R_{VCCLFB1} \cdot 1.19}{VCCL - 1.19} = \frac{20 \cdot 10^3 \cdot 1.19}{7 - 1.19} = 4.05k\Omega$$

### VCCL Drive Resistor $R_{VCCLDRV}$

The maximum drive current for the linear regulator is dependent on the type of MosFET used. For this example, it's assumed that IR6622/ IRF6691 are used as buck switches.

$$I_{drive\_avg} = [(47n + 11n) \cdot 800k + 10mA] \cdot 6 = 350mA \quad (19)$$

The minimum input voltage is assumed to be 10.5 V and  $VCCL$  is fixed at 6.5V for this design.

$$R_{VCCLDRV} = \frac{10.5V - 0.7V - 6.5V}{350mA / 70} = 660\Omega \quad (20)$$

Choose a transistor with  $\beta(\min)$  of 70. The maximum input voltage is assumed 13.5 V,

$$\frac{13.5V - 0.7 - 6.5}{660\Omega} = 9.5mA < 10mA \quad (21)$$

### Thermistor $R_{THERM}$ and Over Temperature Setting Resistors $R_{HOTSET1}$ and $R_{HOTSET2}$

Choose NTC thermistor  $R_{THERM}=2.2k\Omega$ , which has a constant of  $B_{THERM}=3520$ , and the NTC thermistor resistance at the allowed maximum temperature  $T_{MAX}$  is,

$$R_{TMAX} = R_{THERM} \cdot EXP[B_{THERM} \cdot \left( \frac{1}{T_{L\_MAX}} - \frac{1}{T_{ROOM}} \right)] = 2.2 \cdot 10^3 \cdot EXP[3520 \cdot \left( \frac{1}{273+115} - \frac{1}{273+25} \right)] = 142\Omega$$

Select  $R_{HOTSET2} = 931\Omega$  to linearize the NTC, which has non-linear characteristics in the operational temperature range. Then calculate  $R_{HOTSET1}$  corresponding to the allowed maximum temperature  $T_{MAX}$ .



$$R_{HOTSET1} = \frac{(R_{TMAX} + R_{HOTSET2}) * (VCCL - 1.6)}{1.6} = \frac{(142 + 931) * (7 - 1.6)}{1.6} = 3.63k\Omega, \text{ choose } R_{HOTSET1}=3.65k\Omega.$$

### VOLTAGE LOOP COMPENSATION

Type III compensation is used for the converter with only ceramic output capacitors. The crossover frequency and phase margin of the voltage loop can be estimated as follows.

Choose  $R_{FB} = 1.65k\Omega$ , and calculate  $R_{DRP}$ .

$$R_{DRP} = \frac{R_{FB} * R_{L\_MAX} * G_{CS}}{n * R_O} = \frac{1.65 * 10^3 * 0.64 * 10^{-3} * 34}{6 * 0.91 * 10^{-3}} = 6.58k\Omega, \text{ choose } R_{DRP}=6.65k\Omega.$$

$$f_{C1} = \frac{R_{DRP}}{2\pi * C_E * G_{CS} * R_{FB} * R_{LE}} = \frac{6.65 * 10^3}{2\pi * (62 * 22 * 10^{-6}) * 34 * 1.65 * 10^3 * (0.5 * 10^{-3} / 6)} = 165kHz$$

$$\theta_{C1} = 90 - A \tan(0.5) * \frac{180}{\pi} = 63^\circ$$

$$\text{Choose } R_{FB1} = \frac{2}{3} * R_{FB} = \frac{2}{3} * 1.65 * 10^3 = 1.10k\Omega$$

Choose the desired crossover frequency  $f_c$  (=150kHz) around  $f_{c1}$  estimated above, and calculate

$$C_{FB} = \frac{1}{4\pi * f_c * R_{FB1}} = \frac{1}{4\pi * 150 * 10^3 * 1.1 * 10^3} = 4.8nF, \text{ choose } C_{FB}=4.7nF.$$

$$C_{DRP} = \frac{(R_{FB} + R_{FB1}) * C_{FB}}{R_{DRP}} = \frac{(1.65 * 10^3 + 1.1 * 10^3) * 4.7 * 10^{-9}}{6.65 * 10^3} = 2.0nF, \text{ choose } C_{DRP}=2.2nF.$$

$$R_{CP} = \frac{(2\pi * f_c)^2 * L_E * C_E * R_{FB} * 5}{V_I} = \frac{(2\pi * 150 * 10^3)^2 * (100 * 10^{-9} / 6) * (22 * 10^{-6} * 62) * 1.65 * 10^3 * 5}{12} = 13.9k\Omega$$

Choose  $R_{FB}=13.7k\Omega$ .

$$C_{CP} = \frac{10 * \sqrt{L_E * C_E}}{R_{CP}} = \frac{10 * \sqrt{(100 * 10^{-9} / 6) * (22 * 10^{-6} * 62)}}{13.7 * 10^3} = 3.5nF, \text{ choose } C_{CP}=3.3nF.$$

Choose  $C_{CP1}=47pF$  to reduce high frequency noise.

IR3500 Frequency vs. ROSC Resistor




Figure 23 - Frequency variation with ROSC.

I(VSETPT), IOCSET vs. 1/RROSC





Figure 24 - ISETPT, OCSET with ROSC.

**LAYOUT GUIDELINES**


The following layout guidelines are recommended to reduce the parasitic inductance and resistance of the PCB layout, therefore minimizing the noise coupled to the IC.

- Dedicate at least one middle layer for a ground plane LGND.
- Connect the ground tab under the control IC to LGND plane through a via.
- Place VCCL decoupling capacitor VCCL as close as possible to VCCL and LGND pins.
- Place the following critical components on the same layer as control IC and position them as close as possible to the respective pins, ROSC, ROCSET, RVDAC, CVDAC, and CSS/DEL. Avoid using any via for the connection.
- Place the compensation components on the same layer as control IC and position them as close as possible to EAOUT, FB, VO and VDRP pins. Avoid using any via for the connection.
- Use Kelvin connections for the remote voltage sense signals, VOSNS+ and VOSNS-, and avoid crossing over the fast transition nodes, i.e. switching nodes, gate drive signals and bootstrap nodes.
- Avoid analog control bus signals, VDAC, IIN, and especially EAOUT, crossing over the fast transition nodes.
- Separate digital bus, CLKOUT, PHSOUT and PHSIN from the analog control bus and other compensation components.



**PCB Metal and Component Placement**

- Lead land width should be equal to nominal part lead width. The minimum lead to lead spacing should be  $\geq 0.2\text{mm}$  to minimize shorting.
- Lead land length should be equal to maximum part lead length + 0.3 mm outboard extension + 0.05mm inboard extension. The outboard extension ensures a large and inspectable toe fillet, and the inboard extension will accommodate any part misalignment and ensure a fillet.
- Center pad land length and width should be equal to maximum part pad length and width. However, the minimum metal to metal spacing should be  $\geq 0.17\text{mm}$  for 2 oz. Copper ( $\geq 0.1\text{mm}$  for 1 oz. Copper and  $\geq 0.23\text{mm}$  for 3 oz. Copper)
- A single 0.30mm diameter via shall be placed in the center of the pad land and connected to ground to minimize the noise effect on the IC.




All Dimensions in mm



**Solder Resist**

- The solder resist should be pulled away from the metal lead lands by a minimum of 0.06mm. The solder resist mis-alignment is a maximum of 0.05mm and it is recommended that the lead lands are all Non Solder Mask Defined (NSMD). Therefore pulling the S/R 0.06mm will always ensure NSMD pads.
- The minimum solder resist width is 0.13mm.
- At the inside corner of the solder resist where the lead land groups meet, it is recommended to provide a fillet so a solder resist width of  $\geq 0.17\text{mm}$  remains.
- The land pad should be Solder Mask Defined (SMD), with a minimum overlap of the solder resist onto the copper of 0.06mm to accommodate solder resist mis-alignment. In 0.5mm pitch cases it is allowable to have the solder resist opening for the land pad to be smaller than the part pad.
- Ensure that the solder resist in-between the lead lands and the pad land is  $\geq 0.15\text{mm}$  due to the high aspect ratio of the solder resist strip separating the lead lands from the pad land.
- The single via in the land pad should be tented or plugged from bottom boardside with solder resist.




All Dimensions in mm



**Stencil Design**


- The stencil apertures for the lead lands should be approximately 80% of the area of the lead lands. Reducing the amount of solder deposited will minimize the occurrence of lead shorts. Since for 0.5mm pitch devices the leads are only 0.25mm wide, the stencil apertures should not be made narrower; openings in stencils < 0.25mm wide are difficult to maintain repeatable solder release.
- The stencil lead land apertures should therefore be shortened in length by 80% and centered on the lead land.
- The land pad aperture should be striped with 0.25mm wide openings and spaces to deposit approximately 50% area of solder on the center pad. If too much solder is deposited on the center pad the part will float and the lead lands will be open.
- The maximum length and width of the land pad stencil aperture should be equal to the solder resist opening minus an annular 0.2mm pull back to decrease the incidence of shorting the center land to the lead lands when the part is pushed into the solder paste.



Stencil Aperture  
 All Dimensions in mm

**PACKAGE INFORMATION**

**32L MLPQ (5 x 5 mm Body) –  $\theta_{JA} = 28^{\circ}\text{C/W}$ ,  $\theta_{JC} = 2^{\circ}\text{C/W}$**



SYMBOL DESIGN	32 PIN 5X5 MM		
	MIN	NOM	MAX
A	0.80	0.90	1.00
A1	0.00	0.02	0.05
A3	0.20 REF		
B	0.18	0.23	0.30
D	5.00 BSC		
D2	3.00	3.15	3.25
E	5.00 BSC		
E2	3.00	3.15	3.25
e	0.50 BSC		
L	0.30	0.40	0.50
R	0.09	---	---

Data and specifications subject to change without notice.  
 This product has been designed and qualified for the Consumer market.  
 Qualification Standards can be found on IR's Web site.