## 650mA RF Step-Down DC-DC for PA, with two LDOs

## 1 General Description

The AS1339 is a high-frequency step-down converter optimized for dynamically powering the power amplifier (PA) in WCDMA or NCDMA handsets. The device uses a $110 \mathrm{~m} \Omega$ typical bypass FET to power the PA directly from the battery during high-power transmission. The IC integrates two 10 mA low-noise, low-dropout regulators (LDOs) for PA biasing.
With a switching frequency of 2 MHz , the device allows optimization for smallest solution size or highest efficiency. The AS1339 supports fast switching using small ceramic $10 \mu \mathrm{~F}$ input and $4.7 \mu \mathrm{~F}$ output capacitors to maintain low ripple voltage.
The AS1339 uses an analog input driven by an external DAC to control the output voltage linearly for continuous PA power adjustment. The gain from REFIN to OUT is 2.5V/V. At high-duty cycle, the device automatically switches to a bypass mode, connecting the input to the output through a low-impedance MOSFET. The LDOs are designed for low-noise operation, wherein each LDO in the device is individually enabled through its own logic control interface. The device is available in a 16-pin WLP ( $2 \times 2 \mathrm{~mm}$ ) package.

## 2 Key Features

- Fixed Switching Frequency: 2 MHz
- PA Step-Down Converter
- Low Dropout Voltage
- Low Output-Voltage Ripple
- Dynamic Output Voltage Control ( 0.8 V to 3.75 V )
- $30 \mu \mathrm{~s}$ Settling Time for 0.8 V to 3.4 V Output Voltage Change
- 650 mA Output Drive Capability
- Two 10 mA Low-Noise LDOs
- Low Shutdown Current
- Supply Voltage Range: 2.7 V to 5.5 V
- Thermal Shutdown
- 16-pin WLP ( $2 \times 2 \mathrm{~mm}$ ) package


## 3 Applications

The AS1339 is ideal for WCDMA/NCDMA cellular handsets, Wireless PDAs, and Smartphones.

Figure 1. Typical Operating Circuit


## 4 Pinout

Figure 2. Pin Assignments (Top View)

| $\left(\frac{\mathrm{NC}}{(\mathrm{~A} 1)}\right.$ | AGND $(\mathrm{A} 2)$ | $\begin{aligned} & \text { REFIN } \\ & (\mathrm{AB}) \end{aligned}$ | $\begin{aligned} & \text { PGND } \\ & (\mathrm{A} 4) \end{aligned}$ |
| :---: | :---: | :---: | :---: |
| LDO2 | PA_EN | EN2 | LX |
| $(\mathrm{B} 1)$ | $(\mathrm{B} 2)$ | $(\mathrm{B} 3)$ | $(\mathrm{B} 4)$ |
| IN2 | TEST | IN1B | IN1A |
| $(\mathrm{C} 1)$ | $(\mathrm{C} 2)$ | $(\mathrm{C} 3)$ | $(\mathrm{c} 4)$ |
| LDO1 | EN1 | PAB | PAA |
| $(\mathrm{D} 1)$ | $(\mathrm{D} 2)$ | $(\mathrm{D} 3)$ | $(\mathrm{D} 4)$ |

## Pin Description

Table 1. Pin Description

| Pin Name | Pin Number | Description |
| :---: | :---: | :--- |
| NC | A1 | Not Connected. Free, high impedance for normal operation. Used for <br> internal test purpose. |
| AGND | A2 | Low-Noise Analog Ground |
| REFIN | A4 | DAC-Controlled Input. Reference voltage for buck converter. The output of <br> the PA step-down converter is regulated to $2.5 \times$ VREFIN. Bypass mode is <br> enabled when VIN $\leq 2.69 V ~ x ~ V R E F I N . ~$ |
| PGND | B1 | Power Ground for PA Step-Down Converter <br> LDO2 LDO Regulator 2 Output. Connect LDO2 with a 0.1 $\mu$ F ceramic <br> capacitor as close as possible to LDO2 and AGND. LDO2 is internally pulled <br> down through a 100 resistor when this regulator is disabled. |
| PA_EN | B2 | PA Step-Down Converter Enable Input. For normal operation, connect to <br> logic-high. For shutdown mode, connect to logic-low. The pin is internally <br> pulled down through a 110k $\Omega$ |
| EN2 resistor. |  |  |

Table 1. Pin Description

| Pin Name | Pin Number | Description |
| :---: | :---: | :---: |
| IN2 | C1 | Supply Voltage Input for LDO1 and LDO2. Connect IN2 to a battery or supply voltage from 2.7 V to 5.5 V . Decouple IN2 with a $1 \mu \mathrm{~F}$ ceramic capacitor as close as possible to IN2 and AGND. Connect IN2 to the same source as IN1A and IN1B. |
| TEST | C2 | NC. Used for internal test purpose. The pin is internally pulled down with a $110 \mathrm{k} \Omega$ resistor. |
| IN1B, IN1A | C3, C4 | Supply Voltage Input for PA Step-Down Converter. Connect IN1A/B to a battery or supply voltage from 2.7 V to 5.5 V . Decouple IN1A/B with a $10 \mu \mathrm{~F}$ ceramic capacitor as close as possible to IN1A/B, and PGND. IN1A and IN1B are internally connected together. Connect IN1A/B to the same source as IN2. |
| LDO1 | D1 | 10mA LDO Regulator 1 Output. Decouple LDO1 with a $0.1 \mu \mathrm{~F}$ ceramic capacitor as close as possible to LDO1 and AGND. LDO1 is internally pulled down through a $100 \Omega$ resistor when this regulator is disabled. |
| EN1 | D2 | Enable Input for LDO1. For normal operation, connect to logic-high. For shutdown mode, connect to logic-low. The pin is internally pulled down through a $110 \mathrm{k} \Omega$ resistor. |
| PAB, PAA | D3, D4 | PA Connection for Bypass Mode. Internally connected to IN1A/B using the internal bypass MOSFET during bypass mode. Connect PAA/B with a $4.7 \mu \mathrm{~F}$ ceramic capacitor as close as possible to PAA/B and PGND. |

## 5 Absolute Maximum Ratings

Stresses beyond those listed in Table 2 may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in Electrical Characteristics on page 5 is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 2. Absolute Maximum Ratings

| Parameter | Min | Max | Units | Comments |
| :---: | :---: | :---: | :---: | :---: |
| IN1A, IN1B, IN2 to AGND | -0.3 | +7 | V |  |
| PAA, PAB, PA EN, TEST, REFIN, NC $\overline{\text { o }}$ AGND | -0.3 | VIN1A/ VIN1B + 0.3 | V |  |
| LDO1, LDO2, EN1, EN2 to AGND | -0.3 | $\begin{gathered} \text { VIN2 }+ \\ 0.3 \end{gathered}$ | V |  |
| IN2 to IN1B/IN1A | -0.3 | +0.3 | V |  |
| PGND to AGND | -0.3 | +0.3 | V |  |
| LX Current |  | 0.7 | Arms |  |
| Bypass Current |  | 1.6 | Arms |  |
| Storage Temperature Range | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |  |
| Package Body Temperature |  | +260 | ${ }^{\circ} \mathrm{C}$ | The reflow peak soldering temperature (body temperature) specified is in accordance with IPC/JEDEC J-STD-020D "Moisture/Reflow Sensitivity Classification for Non-Hermetic Solid State Surface Mount Devices". |
| ESD Rating |  |  |  |  |
| Human Body Model |  | 1 | kV | HBM MIL-Std. 883E 3015.7 methods |
| Operating Ratings |  |  |  |  |
| REFIN Common-Mode Range | 0 | Vin | V |  |
| Recommended Load Current |  | 650 | mA |  |
| Junction Temperature ( $\mathrm{T}_{\mathrm{J}}$ ) Range | -40 | +125 | ${ }^{\circ} \mathrm{C}$ |  |
| Ambient Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) Range | -40 | +85 | ${ }^{\circ} \mathrm{C}$ | In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. <br> Maximum ambient temperature ( $\mathrm{T}_{\mathrm{A}-\mathrm{MAX}}$ ) is dependent on the maximum operating junction temperature ( $\mathrm{T}_{J-M A X-O P}=125^{\circ} \mathrm{C}$ ), the maximum power dissipation <br> of the device in the application ( $\mathrm{P}_{\mathrm{D}-\mathrm{MAX}}$ ), and the junction-to ambient thermal resistance of the part/package in the application $\left(\theta_{\mathrm{JA}}\right)$, as given by the following <br> equation: $T_{A-M A X}=T_{J-M A X-O P}-\left(\theta_{J A} \times P_{D-M A X}\right)$. |

## 6 Electrical Characteristics

$V_{I N 1 A}=V_{\text {IN1B }}=V_{I N 2}=V_{P A-E N}=V_{E N 1}=V_{E N 2}=3.6 \mathrm{~V}, T_{A}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. Typical values are at $T_{A}=+25^{\circ} \mathrm{C}$, (unless otherwise specified), for external components refer to Table 5 on page 7.
Table 3. Electrical Characteristics

| Symbol | Parameter | Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Supply |  |  |  |  |  |  |
| VIN | Input Voltage Range |  | 2.7 |  | 5.5 | V |
| ISHDN | Shutdown Supply Current | VPA_EN $=$ VEN1 $=$ VEN2 $=0 \mathrm{~V}^{1}$ |  | 0.1 | 1 | $\mu \mathrm{A}$ |
| IQ | DC-DC No-Load Supply Current | $\begin{aligned} & \text { VEN1 }=\mathrm{VEN2}=0 \mathrm{~V}, \operatorname{ILOAD}(\mathrm{DCDC})=0 \mathrm{~mA}, \\ & \text { switching, } \mathrm{VIN}=4.5 \mathrm{~V}, \text { VOUT }=3.4 \mathrm{~V} \end{aligned}$ |  | 4.5 | 6 | mA |
| DCDC Output Voltage |  |  |  |  |  |  |
| Vout | Output Voltage Range | PWM Mode | 0.8 |  | 3.85 | V |
|  | Output Voltage | VREFIN $=0.32 \mathrm{~V}, \mathrm{VIN}=3.9 \mathrm{~V}$ | 0.75 | 0.8 | 0.85 | V |
|  |  | VREFIN $=0.84 \mathrm{~V}, \mathrm{VIN}=3.9 \mathrm{~V}$ | 2.05 | 2.1 | 2.15 | V |
|  |  | Vrefin $=1.36 \mathrm{~V}, \mathrm{VIN}=3.9 \mathrm{~V}$ | 3.319 | 3.4 | 3.481 | V |
| Thermal Protection |  |  |  |  |  |  |
|  | Thermal Shutdown | TA rising, $10^{\circ} \mathrm{C}$ typical hysteresis |  | +140 |  | ${ }^{\circ} \mathrm{C}$ |
| Logic Control |  |  |  |  |  |  |
|  | PA_EN, EN1, EN2, LogicInput High Voltage | $2.7 \mathrm{~V} \leq \mathrm{VIN}^{\text {I }} \leq 5.5 \mathrm{~V}$ | 1.4 |  |  | V |
|  | PA_EN, EN1, EN2, LogicInput Low Voltage | $2.7 \mathrm{~V} \leq \mathrm{VIN} \leq 5.5 \mathrm{~V}$ |  |  | 0.5 | V |
|  | Logic-Input Current (PA_EN, EN1, EN2) | $\mathrm{VIL}=0 \mathrm{~V}$ | -1 |  | +1 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  | 50 | 75 | $\mu \mathrm{A}$ |
| REFIN |  |  |  |  |  |  |
|  | REFIN Operating Common-Mode Range |  | 0.32 |  | 1.5 | V |
|  | REFIN gain Vout/Vrefin ${ }^{2}$ | VREFIN $=0.32 \mathrm{~V}$ | 2.35 | 2.50 | 2.65 | V/V |
|  |  | VREFIN $=0.84 \mathrm{~V}, 1.36 \mathrm{~V}$ | 2.44 | 2.50 | 2.56 | V/V |
|  | REFIN Current | VREFIN $=$ VIN $=5.5 \mathrm{~V}$ | -1 |  | +1 | $\mu \mathrm{A}$ |
| LX |  |  |  |  |  |  |
| R DSONP | Pin-Pin Resistance for PFET | Isw $=200 \mathrm{~mA} ; \mathrm{TA}^{\text {a }}+25^{\circ} \mathrm{C}$ |  | 110 | 200 | $\mathrm{m} \Omega$ |
|  |  | Isw $=200 \mathrm{~mA}$ |  |  | 230 |  |
| $\mathrm{R}_{\text {DSONN }}$ | Pin-Pin Resistance for NFET | $\mathrm{I}_{\text {SW }}=-200 \mathrm{~mA} ; \mathrm{TA}^{\text {a }}=+25^{\circ} \mathrm{C}$ |  | 230 | 415 | $\mathrm{m} \Omega$ |
|  |  | Isw $=-200 \mathrm{~mA}$ |  |  | 485 |  |
|  | PFET Leakage Current | $\mathrm{VIN}=5.5 \mathrm{~V}, \mathrm{VLX}=0 \mathrm{~V}$ |  | 0.1 | 3 | $\mu \mathrm{A}$ |
|  | NFET Leakage Current | $\mathrm{VIN}=\mathrm{VLX}=5.5 \mathrm{~V}$ |  | 0.1 | 3 | $\mu \mathrm{A}$ |
|  | PFET Peak Current Limit | $V L X=0 V$ |  | 1100 |  | mA |
| fosc | Internal Oscillator Frequency |  | 1.8 | 2 | 2.2 | MHz |

Table 3. Electrical Characteristics (Continued)


1. Current into supply pins without leakage of DCDC switches.
2. Limited by the 50 mV output voltage accuracy for VREFIN $<0.84 \mathrm{~V}$
3. The dropout voltage is the input to output difference at which the output is 100 mV below its nominal value.

## System Characteristics

VIN1A $=$ VIN1B $=V_{I N 2}=$ VPA_EN $=V_{E N 1}=V_{E N 2}=3.9 \mathrm{~V}, T_{A}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. Typical values are at $T_{A}=+25^{\circ} \mathrm{C}$, (unless otherwise specified), for external components refer to Table 5 on page 7. The following parameters are verified by characterisation and are not production tested.
Table 4. System Characteristics

| Symbol | Parameter | Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| REFIN |  |  |  |  |  |  |
|  | REFIN gain variation; relative linearity ${ }^{1}$ | $0.32 \mathrm{~V} \leq$ VREFIN $\leq 1.4 \mathrm{~V}$ |  |  | 3 | \% |
|  | REFIN gain variation; absolute linearity ${ }^{2}$ | $0.84 \mathrm{~V} \leq$ VREFIN $\leq 1.4 \mathrm{~V}$ | -2.4 |  | 2.4 | \% |
|  |  | $0.32 \mathrm{~V} \leq$ VREFIN $\leq 0.84 \mathrm{~V}$ | -50 | $\pm 10$ | 50 | mV |
| LX |  |  |  |  |  |  |
|  | Ripple voltage, PWM mode ${ }^{3}$ | Vout $=0.8$ to 3.4 V , RLOAD $=8 \Omega$, no bypass mode, no pulse-skip condition |  | 10 | 25 |  |
| Line_tr | Line transient response | VIN $=3.4$ to 3.9 V , Vout $=3.0 \mathrm{~V}$, Iout $=300 \mathrm{~mA}, \mathrm{VIN}$ increase 300 mV in 10 $\mu \mathrm{s}$ |  | 30 | 50 | mVp-p |
| Load_tr | Load transient response | $\begin{aligned} & \mathrm{VIN}=3.4 \text { to } 4.2 \mathrm{~V}, \text { Vout }=3.0 \mathrm{~V}, \\ & \mathrm{~T}_{\mathrm{RISE}}=\mathrm{T}_{\text {FALL }}=10 \mu \mathrm{~s} \text {, Iout }=100 \text { to } \\ & 300 \mathrm{~mA} \end{aligned}$ |  | 50 | 70 |  |

Table 4. System Characteristics (Continued)

| Symbol | Parameter | Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Start-Up Time | From PA_EN switch from 0 V to 1.7 V , VOUT $=3.4 \mathrm{~V}$, ILOAD $=0 \mathrm{~mA}$, within 50 mV regulation error |  | 100 | 150 | $\mu \mathrm{s}$ |
|  | Regulation Time; Rise Time | Vout from 0.8 V to 3.4 V , RLOAD $=8 \Omega$, within 50 mV regulation error |  | 30 | 50 |  |
|  | Regulation Time; Fall Time | Vout from 3.4 V to 0.8 V , RLOAD $=8 \Omega$, within 50 mV regulation error |  | 30 | 50 |  |
| LDO |  |  |  |  |  |  |
|  | Start-Up Time | Iout $=10 \mathrm{~mA}$, within 100 mV of Vout |  | 30 | 50 | $\mu \mathrm{s}$ |
|  | Shut-Down Time | Iout $=0 \mathrm{~mA}$, within 100 mV of GND |  | 50 | 100 |  |
|  | Line Regulation ${ }^{4}$ | $\mathrm{VIN}=4 \mathrm{~V}$ to 3.5 V ; Iout $=10 \mathrm{~mA}$; |  |  | 10 | mV |
|  | Load Regulation | Iout stepped from $50 \mu \mathrm{~A}$ to 10 mA |  |  | 25 |  |
|  | Ripple Rejection ${ }^{5}$ | lout $=4 \mathrm{~mA}, \mathrm{VIN}=3.2 \mathrm{~V}, \mathrm{f}=100 \mathrm{kHz}$ | 45 |  |  | dB |
|  |  | Iout $=4 \mathrm{~mA}, \mathrm{VIN}=3.2 \mathrm{~V}, \mathrm{f}=2 \mathrm{MHz}$ | 45 |  |  |  |
|  | Output Noise ${ }^{6}$ | 10 Hz to 100 kHz , Iout $=10 \mathrm{~mA}$ |  | 50 | 100 | $\mu \mathrm{VRMS}$ |

1. The relative linearity is defined as the difference of the minimum to the maximum gain over the entire REFIN range.
2. The absolute linearity is defined as the actual gain error (AE) of every applied VREFIN voltage between 0.32 V and 1.4 V .

$$
A E=\left(\frac{V_{\text {OUT }}}{2,5 \times V_{\text {REFIN }}}-1\right) \times 100
$$

3. The ripple voltage should measured at Cout electrode on good layout PC board and under condition using suggested inductors and capacitors.
4. For dynamic change in Vout (Line transient response) when Vin drops 500 mV from 4 V (see Figure 48 on page 15); Slew rate $=40 \mathrm{mV} / \mu \mathrm{s}$.
5. VRIPPLE $=200 \mathrm{mVpp} ; \mathrm{TA}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$; CIN1, CIN2 removed; PA_EN $=0 \mathrm{~V}$;
6. $\mathrm{VIN}=3.2 \mathrm{~V} ; \mathrm{TA}_{\mathrm{A}}=+25^{\circ} \mathrm{C} ;$ PA_EN $=3.2 \mathrm{~V}$;

Table 5. External Components used for Characterisation

| Name | Part Number | Value | Rating | Type | Size | Manufacturer |
| :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| CIN1 | GRM21BR60J106KE01 | $10 \mu \mathrm{~F}$ | 6.3 V | X5R | 0805 | Murata <br> www.murata.com |
| CIN2 | GRM155R61A105KE15 | $1 \mu \mathrm{~F}$ | 10 V | X5R | 0402 | KEMET <br> www.kemet.com |
| Cout | C0603C475K8PAC7867 | $4.7 \mu \mathrm{~F}$ | 10 V | X5R | 0603 | 0402 |
| CLDO1, CLDO2 | C0402C104K4RAC | 100 nF | 16 V | X7R | WDK <br> www.coilcraft.com |  |
| L | MLP2520S3R3S | $3.3 \mu \mathrm{H}$ | 1 A | $110 \mathrm{~m} \Omega$ | $2.2 \times 2.0 \times 1.4 \mathrm{~mm}$ |  |

## 7 Typical Operation Characteristics

Figure 3. DC-DC Efficiency vs. VOUT; RLOAD $=5 \Omega$


Figure 5. DC-DC Efficiency vs. Vout; Rload $=10 \Omega$


Figure 7. DC-DC REFIN vs. VOUT; RLOAD $=7.5 \Omega$


Figure 4. DC-DC Efficiency vs. Vout; RLoAD $=7.5 \Omega$


Figure 6. DC-DC REFIN vs. Vout; Rload $=5 \Omega$


Figure 8. DC-DC REFIN vs. VOUt; RLOAD $=10 \Omega$


Figure 9. DC-DC Efficiency vs. Iout; Vout $=0.8 \mathrm{~V}$


Figure 11. DC-DC Efficiency vs. Iout; Vout $=1.8 \mathrm{~V}$


Figure 13. DC-DC Load Regulation, Vout vs. Iout; Vout $=0.8 \mathrm{~V}$


Figure 10. DC-DC Efficiency vs. Iout; Vout = 1.2V


Figure 12. DC-DC Efficiency vs. Iout; Vout $=2.2 \mathrm{~V}$


Figure 14. DC-DC Load Regulation, Vout vs. Iout; Vout $=1.2 \mathrm{~V}$


Figure 16. DC-DC Load Regulation, Vout vs. Iout; Vout $=2.2 \mathrm{~V}$


Figure 18. DC-DC Efficiency vs Vin; Vout $=3.4 \mathrm{~V}$


Figure 20. DC-DC Efficiency vs Vin; Vout $=1.5 \mathrm{~V}$


Figure 21. DC-DC Efficiency vs Input Voltage; Vout $=1.0 \mathrm{~V}$


Figure 23. DC-DC Line Regulation, Vout vs. Vin; VOUT $=3.4 \mathrm{~V}$


Figure 25. DC-DC Line Regulation, Vout vs. Vin; VOUT $=1.5 \mathrm{~V}$


Figure 22. DC-DC Line Regulation, Vout vs. Vin; VOUT $=3.8 \mathrm{~V}$


Figure 24. DC-DC Line Regulation, Vout vs. Vin; Vout $=2.0 \mathrm{~V}$


Figure 26. DC-DC Line Regulation, Vout vs. Vin; Vout $=1.0 \mathrm{~V}$


Figure 27. DC-DC Output Voltage Error vs. Reference Voltage


Figure 29. DC-DC No-Load Supply Current vs. VIN


Figure 31. DC-DC Switching; VIN=3.6V, VPA=1.2V, I IUT $=50 \mathrm{~mA}$


Figure 28. DC-DC Bypass Dropout Voltage vs. Output Current


Figure 30. Shutdown Supply Current vs. VIn


Figure 32. $D C-D C$ Switching; VIN=3.6V, VPA=1.2V, lout $=500 \mathrm{~mA}$


Figure 34. DC-DC Shutdown


Figure 36. DC-DC Sine Wave Output in Bypass Mode; VIN $=3.6 \mathrm{~V}$, RLOAD $=7.5 \Omega$


Figure 38. DC-DC Rectangular Wave Output in Bypass Mode; $\operatorname{VIN}=3.6 \mathrm{~V}$, RLOAD $=7.5 \Omega$


Figure 40. DC-DC Load Transient; Iout $=0 m A$ to $500 \mathrm{~mA}, \mathrm{VIN}=3.6 \mathrm{~V}$, Vout $=2.5 \mathrm{~V}$


Figure 42. LDO Line Regulation, Vout vs. Vin


Figure 44. LDO Output Noise vs. Freq.; VIN = 3.2V, Vout $=2.85 \mathrm{~V}$, Cout $=100 \mathrm{nF}$


Figure 45. LDO Turn ON / OFF Response; VIN = 3.6V, no load


Figure 47. LDO Line Transient; VIN $=5.5 \mathrm{~V}$ to 3.5 V ,


Figure 46. LDO Load Transient; Iout $=0 \mathrm{~mA}$ to 10 mA , VIN $=3.6 \mathrm{~V}$


Figure 48. LDO Line Transient; VIN $=4.0 \mathrm{~V}$ to 3.5 V , lout $=10 \mathrm{~mA}$


## 8 Detailed Description

The AS1339 is designed to dynamically power the PA in WCDMA and NCDMA handsets. The device is empowered with a high-frequency, high-efficiency step-down converter, and two LDOs. The step-down converters are capable of delivering 650 mA . The PWM control scheme provides fast transient response, while 2 MHz switching frequency allows the trade-off between efficiency and small external components. A $110 \mathrm{~m} \Omega$ bypass FET connects the PA directly to the battery during high-power transmission.

Figure 49. Block Diagram


## Operating the AS1339

The AS1339's control block turns on the internal PFET (P-channel MOSFET) switch during the first part of each switching cycle, thus allowing current to flow from the input through the inductor to the output filter capacitor and load. The inductor limits the current to a ramp with a slope of (VIN - VOUT) / L, by storing energy in a magnetic field.

During the second part of each cycle, the controller turns the PFET switch off, blocking current flow from the input, and then turns the NFET ( N -channel MOSFET) synchronous rectifier on. As a result, the inductor's magnetic field collapses, generating a voltage that forces current from ground through the synchronous rectifier to the output filter capacitor and load.
While the stored energy is transferred back into the circuit and depleted, the inductor current ramps down with a slope of Vout / L. The output filter capacitor stores charge when the inductor current is high, and releases it when low, smoothing the voltage across the load. The output voltage is regulated by modulating the PFET switch on-time to control the average current sent to the load.
The output voltage is equal to the average voltage at the LX pin.
While in operation, the output voltage is regulated by switching at a constant frequency and then modulating the energy per cycle to control the power to the load. Energy per cycle is set by modulating the PFET switch on-time pulse width to control the peak inductor current. This is done by comparing the signal from the current-sense amplifier with a slope compensated error signal from the voltage-feedback error amplifier. At the beginning of each cycle, the clock turns on the PFET switch, causing the inductor current to ramp up. When the current sense signal ramps past the error amplifier signal, the PWM comparator turns off the PFET switch and turns on the NFET synchronous rectifier, ending the first part of the cycle.

If an increase in load pulls the output down, the error amplifier output increases, which allows the inductor current to ramp higher before the comparator turns off the PFET. This increases the average current sent to the output and
adjusts for the increase in the load. Before appearing at the PWM comparator, a slope compensation ramp from the oscillator is subtracted from the error signal for stability of the current feedback loop.

## Internal Synchronous Rectifier

To reduce the rectifier forward voltage drop and the associated power loss, the AS1339 uses an internal NFET as a synchronous rectifier. The big advantage of a synchronous rectification is the higher efficiency in a condition where the output voltage is low compared to the voltage drop across an ordinary rectifier diode. During the inductor current down slope in the second part of each cycle the synchronous rectifier is turned on. Before the next cycle the synchronous rectifier is turned off.

There is no need for an external diode because the NFET is conducting through its intrinsic body diode during the transient intervals before it turns on.

## Bypass Mode

This mode connects IN1A and IN1B directly to PAA and PAB with the internal $110 \mathrm{~m} \Omega$ (typ) bypass FET, while the stepdown converter is forced into $100 \%$ duty-cycle operation during high-power transmission. Due to the low on-resistance in this mode, the result is low dropout, high efficiency and a high output current capability.
The AS1339 enters bypass mode automatically when VIN $\leq 2.69 \times$ VREFIN and thus prevents excessive output ripple as the step-down converter approaches dropout. Due to an internal limitation of VREFIN $\leq 1.5 \mathrm{~V}$ the maximum output voltage is limited to $2.78 \times 1.5 \mathrm{~V}=4.17 \mathrm{~V}$ in Bypass Mode.

## Shutdown Mode

To put the PA step-down converter in shutdown mode, connect PA_EN to GND or disconnect PA_EN (NC =>logic-low). During shutdown mode, the control circuitry, internal switching MOSFET, and synchronous rectifier are turned off and LX becomes high impedance. For normal operation, connect PA_EN to IN1A/B or logic-high.
To place LDO1 or LDO2 in shutdown mode, connect EN1 or EN2 to GND or disconnect EN1 or EN2 (NC => logic-low). The outputs of the LDOs are pulled to ground through an internal $100 \Omega$ resistor during shutdown. When the PA stepdown and LDOs are all in shutdown, the AS1339 enters a very low power state, where the input current drops to $0.8 \mu \mathrm{~A}$ (typ).

Note: All enable Pins (PA_EN, EN1 and EN2) have an internal 110k $\Omega$ pull-down resistance.

## Soft-Start

The internal soft-start circuitry of the PA step-down converter limits inrush current at startup, reducing transients on the input source. Soft-start is favorable for supplies with high output impedance such as Li+ and alkaline cells. The DC-DC can start-up with full output load of $7.5 \Omega$.

## Analog REFIN Control

The PA step-down converter uses REFIN to set the output voltage, which enables the converter to operate in applications requiring dynamic voltage control. The output voltage is limited to an upper level of 3.85 V , when operating in PWM mode. In Bypass mode the output voltage is limited to VIN.

## Notes:

1. Vout $=2.5 \times$ Vrefin
2. If REFIN is left floating the output voltage of the step-down converter can assume any value between 0.6 V and Vin.

## Thermal Overload Protection

To prevent the AS1339 from short-term misuse and overload conditions the chip includes a thermal overload protection. To block the normal operation mode the device is turning off the PFET and the NFET in PWM and bypass mode as soon as the junction temperature exceeds $140^{\circ} \mathrm{C}$. To resume the normal operation the temperature has to drop below $130^{\circ} \mathrm{C}$.

Note: Continuing operation in thermal overload conditions may damage the device and is considered bad practice.

## 9 Application Information

The AS1339 is designed to supply power amplifiers for RF applications. The output power of the PA can directly be controlled via the output voltage of the AS1339. Figure 50 shows a typical application.

Figure 50. Typical Application Diagram


## Capacitor Selection for Step-Down Converter

## Input Capacitor

To reduce the current peaks drawn from the battery or power source and to reduce the switching noise in the device an input capacitor is highly recommended. At the switching frequency the impedance of the capacitor should be very low. It's recommended to use a X5R or X7R dielectric multilayer ceramic capacitor due to their small size, low ESR and small temperature coefficients. For most applications a $4.7 \mu \mathrm{~F}$ capacitor is sufficient. To decrease the interfering noise and to lower the input ripple the capacitor value can be set higher (e.g. $10 \mu \mathrm{~F}$ ).

## Output Capacitor

To ensure a stable loop regulation and a small output voltage ripple a low impedance capacitor should be used. It's recommended to use a X5R or X7R dielectric multilayer ceramic capacitor due to their small size, low ESR and small temperature coefficients. For most applications a $4.7 \mu \mathrm{~F}$ capacitor is sufficient. To achieve a better load-transient performance and to decrease the output ripple the capacitor value can be set higher (e.g. $10 \mu \mathrm{~F}$ ).

Table 6. Recommended Capacitors for the Step-Down Converter

| Name | Part Number | C | Voltage | Type | Size | Manufacturer |
| :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| CIN1, Cout | GRM21BR60J106KE01 | $10 \mu \mathrm{~F}$ | 6.3 V | X5R | 0805 | Murata <br> www.murata.com |
|  | GRM21BR61C475KA88 | $4.7 \mu \mathrm{~F}$ | 16 V | X5R | 0805 | KEMET <br> www.kemet.com |

## Capacitor Selection for LDO's

## Input Capacitor

The capacitor for the LDO Input should have at least a value of the sum of the output capacitors of LDO1 and LDO2. With a larger input capacitance and lower ESR a better noise rejection and line transient response can be achieved.

## Output Capacitor

For the LDO outputs the capacitor value depends on the needed load current. For a stable operation with rated maximum load currents a minimum output capacitor of $1 \mu \mathrm{~F}$ is recommended. At light loads of 10 mA or less a $0.1 \mu \mathrm{~F}$ capacitor is sufficient. With larger output capacitance a reduced output noise, improved load-transient response, better stability and power-supply rejection can be achieved.

Table 7. Recommended Capacitors for the LDO's

| Name | Part Number | C | Voltage | Type | Size | Manufacturer |
| :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| CIN2, CLDO1, <br> CLDO2 | C0402C104K4RAC | 100 nF | 16 V | X7R | 0402 | KEMET <br> www.kemet.com |
|  | GRM155R61A105KE15 | $1 \mu \mathrm{~F}$ | 10 V | X5R | 0402 | Murata <br> www.murata.com |

## Inductor Selection

For most applications the value of the external inductor should be in the range of $1.5 \mu \mathrm{H}$ to $4.7 \mu \mathrm{H}$ as the inductor value has a direct effect on the ripple current. The selected inductor must be rated for its DC resistance and saturation current. The inductor ripple current ( $\Delta \mathrm{IL}$ ) decreases with higher inductance and increases with higher Vin to Vout.
In Equation (EQ 3) the maximum inductor current in PWM mode under static load conditions is calculated. The saturation current of the inductor should be rated higher than the maximum inductor current as calculated with Equation (EQ 4). This is recommended because the inductor current will rise above the calculated value during heavy load transients.

The inductor current ripple $\Delta \mathrm{IL}$ (see EQ 3) is defined by the slope of the current (dI / dt) (see EQ 1) multiplied by the PFET on-time ton (see EQ 2).

Figure 51. Ripple Current Diagram


$$
\begin{gather*}
\frac{d I}{d t}=\frac{V_{I N}-V_{O U T}}{L}  \tag{EQ1}\\
t_{O N}=\text { DutyCycle } \times \frac{1}{f} \quad \text { DutyCycle }=\frac{V_{O U T}}{V_{I N}} \tag{EQ2}
\end{gather*}
$$

$$
\begin{gather*}
\Delta I_{L}=\frac{V_{\text {OUT }} \times\left(V_{I N}-V_{\text {OUT }}\right)}{V_{I N} \times f \times L}  \tag{EQ3}\\
I_{\text {LMAX }}=I_{\text {OUTMAX }}+\frac{\Delta I_{L}}{2} \tag{EQ4}
\end{gather*}
$$

f.... Switching Frequency ( 2.0 MHz typical)

L .... Inductor Value
ILMAX .... Maximum Inductor current
$\Delta \mathrm{IL} . .$. Peak to Peak inductor ripple current
Ioutmax .... Applied load current

Accepting larger values of ripple current allows the use of low inductance values, but results in higher output voltage ripple, greater core losses, and lower output current capability. The total losses of the coil have a strong impact on the efficiency of the dc/dc conversion and consist of both the losses in the dc resistance and the following frequencydependent components:

1. The losses in the core material (magnetic hysteresis loss, especially at high switching frequencies)
2. Additional losses in the conductor from the skin effect (current displacement at high frequencies)
3. Magnetic field losses of the neighboring windings (proximity effect)
4. Radiation losses

Note: For highest efficiency, a low DC-resistance inductor is recommended.
Table 8. Recommended Inductors

| Part Number | L | DCR | Current Rating | Dimensions (L/W/T) | Manufacturer |
| :---: | :---: | :---: | :---: | :---: | :--- |
| MLP2520S1R5S | $1.5 \mu \mathrm{H}$ | $80 \mathrm{~m} \Omega$ | 1.5 A | $2.5 \times 2.0 \times 1.2 \mathrm{~mm}$ | TDK |
| MLP2520S2R2S | $2.2 \mu \mathrm{H}$ | $110 \mathrm{~m} \Omega$ | 1.2 A | $2.5 \times 2.0 \times 1.2 \mathrm{~mm}$ | www.tdk.com |
| MLP2520S3R3S | $3.3 \mu \mathrm{H}$ | $110 \mathrm{~m} \Omega$ | 1.0 A | $2.5 \times 2.0 \times 1.2 \mathrm{~mm}$ |  |
| EPL2014-222MLC | $2.2 \mu \mathrm{H}$ | $120 \mathrm{~m} \Omega$ | 0.98 A | $2.2 \times 2.0 \times 1.4 \mathrm{~mm}$ | Coilcraft |
| EPL2014-332MLC | $3.3 \mu \mathrm{H}$ | $152 \mathrm{~m} \Omega$ | 0.8 A | $2.2 \times 2.0 \times 1.4 \mathrm{~mm}$ | www.coilcraft.com |
| EPL2014-472MLC | $4.7 \mu \mathrm{H}$ | $231 \mathrm{~m} \Omega$ | 0.65 A | $2.2 \times 2.0 \times 1.4 \mathrm{~mm}$ |  |
| XPL2010-222ML | $2.2 \mu \mathrm{H}$ | $156 \mathrm{~m} \Omega$ | 1.2 A | $2.0 \times 1.9 \times 1.0 \mathrm{~mm}$ |  |
| XPL2010-332ML | $3.3 \mu \mathrm{H}$ | $207 \mathrm{~m} \Omega$ | 0.925 A | $2.0 \times 1.9 \times 1.0 \mathrm{~mm}$ |  |

Figure 52. Efficiency Comparison of different Inductors; VIN $=3.9 \mathrm{~V}$, Vout $=1.0 \mathrm{~V}$


Figure 53. Efficiency Comparison of different Inductors; Vin $=3.9 \mathrm{~V}$, Vout $=1.5 \mathrm{~V}$


## Example

The following system should be designed:

- A supply with a Lithium-Ion Battery $=4.5 \mathrm{~V}$
- Vout $=3.0 \mathrm{~V}$
- Ioutmax $=500 \mathrm{~mA}$

For the first step VREF is calculated as shown in Equation (EQ 5).

$$
\begin{gather*}
V_{R E F}=\frac{V_{O U T}}{2,5}=1,2 V  \tag{EQ5}\\
V_{I N} \leq 2,69 \times V_{R E F}
\end{gather*}
$$

Due to Equation (EQ 6): VIN $=3.23 \mathrm{~V}$
If VIN is falling below 3.23V the device is going into Bypass mode (see Bypass Mode on page 17).
Hence a $2.2 \mu \mathrm{H}$ coil is used, $\Delta \mathrm{IL}$ can be calculated with Equation (EQ 3): $\Delta \mathrm{IL}=227 \mathrm{~mA}$
With this result Imax can be calculated with Equation (EQ 4): Imax $=614 \mathrm{~mA}$.
The saturation current of the coil should be chosen slightly higher than ImAX because heavy load transients could increase the peak current. For a short period of time ( $\sim 50 \mu \mathrm{~s}$ ) the peak inductor current can rise up to a value of approximately 1.1A (p-channel MOSFET peak current limit). In this case a coil with a rated saturation current of $\sim 800 \mathrm{~mA}$ can be chosen.

## Layout Considarations

High peak currents of up to 1.1A and a high switching frequency makes the PCB layout important. Following rules should be considered:

- The power traces (IN1A, IN1B, IN2, LX, PAA, PAB, PGND) should be kept as short, direct and wide as practical.
- All capacitors should be placed as close as possible near the device.
- Try to keep the serial resistance (ESR) of CLDO1 and CLDO2 as low as possible.
- The negative terminations of the capacitors Cout and CIN should be kept as close to each other as possible. A starpoint to PGND is recommended.


## 10 Package Drawings and Markings

The devices are available in a 16-pin WLP ( $2 \times 2 \mathrm{~mm}$ ) package.
Figure 54. 16-pin WLP (2x2mm) Package
top through view

> bottom view
> (ball side)


## 11 Ordering Information

The devices are available as the standard products shown in Table 9.
Table 9. Ordering Information

| Part Number | Marking | Description | Delivery Form | Package |
| :---: | :---: | :---: | :---: | :---: |
| AS1339-BWLT | AS1339 | 650mA RF Step-Down DC-DC for PA, <br> with two LDOs | Tape and Reel | 16-pin WLP (2x2mm) |

[^0]
## Copyrights

Copyright © 1997-2009, austriamicrosystems AG, Schloss Premstaetten, 8141 Unterpremstaetten, Austria-Europe. Trademarks Registered ${ }^{\circledR}$. All rights reserved. The material herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner.

All products and companies mentioned are trademarks or registered trademarks of their respective companies.

## Disclaimer

Devices sold by austriamicrosystems AG are covered by the warranty and patent indemnification provisions appearing in its Term of Sale. austriamicrosystems AG makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. austriamicrosystems AG reserves the right to change specifications and prices at any time and without notice. Therefore, prior to designing this product into a system, it is necessary to check with austriamicrosystems AG for current information. This product is intended for use in normal commercial applications. Applications requiring extended temperature range, unusual environmental requirements, or high reliability applications, such as military, medical life-support or lifesustaining equipment are specifically not recommended without additional processing by austriamicrosystems AG for each application. For shipments of less than 100 parts the manufacturing flow might show deviations from the standard production flow, such as test flow or test location.

The information furnished here by austriamicrosystems AG is believed to be correct and accurate. However, austriamicrosystems AG shall not be liable to recipient or any third party for any damages, including but not limited to personal injury, property damage, loss of profits, loss of use, interruption of business or indirect, special, incidental or consequential damages, of any kind, in connection with or arising out of the furnishing, performance or use of the technical data herein. No obligation or liability to recipient or any third party shall arise or flow out of austriamicrosystems AG rendering of technical or other services.

## Contact Information

## Headquarters

austriamicrosystems AG
A-8141 Schloss Premstaetten, Austria
Tel: +43 (0) 31365000
Fax: +43 (0) 313652501

For Sales Offices, Distributors and Representatives, please visit:
http://www.austriamicrosystems.com/contact-us


[^0]:    All devices are RoHS compliant and free of halogene substances.

