

AS1364

1A, Low-Dropout Linear Voltage Regulator

Data Sheet

1 General Description

The AS1364 is a low-dropout linear regulator (LDO) designed to operate from 2V to 5.5V input, that delivers a wide range of highly accurate ($\pm 0.75\%$) factory-trimmed output voltages as well as adjustable output voltages (using an external resistor-divider network).

The ultra-low dropout device requires only 140mV dropout voltage while delivering a guaranteed 1A load current and is therefore perfectly suited for battery-operated portable applications.

Additionally the AS1364 offers extremely low $10\mu\text{VRMS}$ (100Hz to 100kHz) or $45\mu\text{VRMS}$ (10Hz to 1MHz) output voltage noise.

Table 1. Standard Products

Model	Output Type	BYP	SET
AS1364-AD	Adjustable	No	Yes
AS1364-__	Fixed	Yes	No

The device features an internal PMOS pass transistor (for a low supply current of only 35 μA), reset output, a low-power shutdown mode, and protection from short-circuit and thermal-overload conditions.

The AS1364 is available in an 8-pin TDFN 3x3mm package.


2 Key Features

- Guaranteed Output Current: 1A
- Low Dropout: 140mV @ 1A
- Output Voltage Accuracy: Up to $\pm 0.75\%$
- 2.0 to 5.5V Input Voltage
- Fixed V_{OUT} : 1.2 to 5.0V
- Adjustable V_{OUT} : 1.2 to 5.0V
- Low Ground Current: 35 μA
- Low Shutdown Current: 10nA
- Low Output Noise: 45 μVRMS (from 10Hz to 1MHz)
- Thermal Overload Protection
- Output Current Limit
- 8-pin TDFN 3x3mm Package

3 Applications

The device is ideal for laptops, PDAs, portable audio devices, mobile phones, cordless phones, and any other battery-operated portable device.


Figure 1. Block Diagram



4 Pinout

Pin Assignments

Figure 2. Pin Assignments (Top View)



Pin Descriptions

Table 2. Pin Descriptions

Pin Number	Pin Name	Description
1	POK	Note: Open-Drain POK Output. POK remains low while V_{OUT} is below the POK threshold. Connect a 100k Ω pull-up resistor from this pin to OUT to obtain an output voltage (see Figure 1 on page 1).
2	EN	Active-Low Shutdown Input. A logic low disables the output and reduces the supply current to 0.1 μ A. In shutdown, the POK output is low and OUT high impedance. V _{DD} : Normal operation. GND: Shutdown.
3, 4	IN	2.0V to 5.5V Supply Voltage. Bypass with a 4.7 μ F input capacitor to GND (see Capacitor Selection and Regulator Stability on page 11). These inputs are internally connected, but they also must be externally connected for proper operation.
5, 6	OUT	Regulator Output. Bypass with a 4.7 μ F low-ESR output capacitor to GND. Connect the OUT pins together externally.
7	SET/BYP	Voltage-Setting Input. Connect to GND to select the factory-preset output voltage. Connect this pin to an external resistor-divider for adjustable-output operation (see Figure 1 on page 1). (AS1364-AD only) Bypass Pin. Connect a 10nF capacitor from this pin to OUT to improve PSRR and noise performance. (AS1364-AD does not offer this feature)
8	GND	Ground

5 Absolute Maximum Ratings

Stresses beyond those listed in [Table 3](#) may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in [Electrical Characteristics on page 4](#) is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 3. Absolute Maximum Ratings

Parameter	Min	Max	Units	Comments
IN, EN, POK to GND	-0.3	+7	V	
OUT, SET/BYP to GND	-0.3	$V_{IN} + 0.3$	V	
Output Short-Circuit Duration		Infinite		
Thermal Resistance Θ_{JA}		36.3	$^{\circ}\text{C}/\text{W}$	on PCB
ESD	2		kV	<i>HBM MIL-Std. 883E 3015.7 methods</i>
Latch-Up	-100	+100	mA	<i>JEDEC 78</i>
Operating Temperature Range	-40	+85	$^{\circ}\text{C}$	
Storage Temperature Range	-65	+150	$^{\circ}\text{C}$	
Junction Temperature		+150	$^{\circ}\text{C}$	
Package Body Temperature		+260	$^{\circ}\text{C}$	The reflow peak soldering temperature (body temperature) specified is in accordance with <i>IPC/JEDEC J-STD-020C "Moisture/Reflow Sensitivity Classification for Non-Hermetic Solid State Surface Mount Devices"</i> . The lead finish for Pb-free leaded packages is matte tin (100% Sn).

6 Electrical Characteristics

$V_{IN} = V_{OUT} + 500\text{mV}$ or $V_{IN} = +2.0\text{V}$ (whichever is greater), $C_{IN} = C_{OUT} = 4.7\mu\text{F}$, $EN = IN$, $T_{AMB} = -40$ to $+85^\circ\text{C}$ (unless otherwise specified). Typical values are at $T_{AMB} = +25^\circ\text{C}$.

Table 4. Electrical Characteristics

Symbol	Parameter	Condition	Min	Typ	Max	Unit
V_{IN}	Input Voltage		2.0		5.5	V
V_{POR}	Power On Reset	Falling, 75mV hysteresis	1.79	1.87	1.95	V
	Output Voltage Accuracy (Preset Mode)	$I_{OUT} = 250\text{mA}$, $T_{AMB} = +25^\circ\text{C}$	-0.75		+0.75	%
		$I_{OUT} = 250\text{mA}$	-1.5		+1.5	
		$I_{OUT} = 1\text{mA}$ to 1A , $V_{IN} > (V_{OUT} + 0.5\text{V})^1$	-2		+2	
V_{OUT}	Adjustable Output Voltage Range		1.2		5.0	V
$V_{SET/BYP}$	SET/BYP Voltage Threshold (Adjustable Mode)	$V_{IN} = 2.5\text{V}$, $I_{OUT} = 250\text{mA}$, V_{OUT} set to 2.0V	1.17	1.20	1.23	V
I_{OUT}	Guaranteed Output Current (RMS)	$V_{IN} \geq 2.0\text{V}$	1			A
I_{LIMIT}	Short-Circuit Current Limit	$V_{OUT} = 0$, $V_{IN} \geq 2.0\text{V}$	1.1	1.5	2.3	A
	In-Regulation Current Limit	$V_{OUT} > 96\%$ of nominal value, $V_{IN} \geq 2.0\text{V}$		1.5		A
	SET/BYP Threshold		50	100	150	mV
I_{SET}	SET/BYP Input Bias Current	$V_{SET/BYP} = 1.20\text{V}$	-100		+100	nA
I_Q	Ground-Pin Current	$I_{OUT} = 100\mu\text{A}$		35	150	μA
		$I_{OUT} = 1\text{A}$		75	200	
$V_{IN} - V_{OUT}$	Dropout Voltage ²	$I_{OUT} = 250\text{mA}$, $V_{OUT} = 3.3\text{V}$		35	85	mV
		$I_{OUT} = 1\text{A}$, $V_{OUT} = 3.3\text{V}$		140	320	
ΔV_{LNR}	Line Regulation	V_{IN} from $(V_{OUT} + 100\text{mV})$ to 5.5V , $I_{LOAD} = 5\text{mA}$	-0.125		+0.125	%/V
ΔV_{LDR}	Load Regulation	$I_{OUT} = 1\text{mA}$ to 1A			0.001	%/mA
PSRR	Ripple Rejection	$f = 1\text{kHz}$, $I_{OUT} = 10\text{mA}$, $C_{BYP} = 10\text{nF}$		78		dB
		$f = 1\text{kHz}$, $I_{OUT} = 10\text{mA}$		72		
		$f = 10\text{kHz}$, $I_{OUT} = 10\text{mA}$, $C_{BYP} = 10\text{nF}$		75		
		$f = 10\text{kHz}$, $I_{OUT} = 10\text{mA}$		65		
		$f = 100\text{kHz}$, $I_{OUT} = 10\text{mA}$, $C_{BYP} = 10\text{nF}$		54		
		$f = 100\text{kHz}$, $I_{OUT} = 10\text{mA}$		46		
	Output Voltage Noise	100Hz to 100kHz, $C_{OUT} = 3.3\mu\text{F}$, $C_{BYP} = 10\text{nF}$;		10		μVRMS
		100Hz to 100kHz, $C_{OUT} = 3.3\mu\text{F}$;		50		
		10Hz to 1MHz, $C_{OUT} = 3.3\mu\text{F}$, $C_{BYP} = 10\text{nF}$;		45		
		10Hz to 1MHz, $C_{OUT} = 3.3\mu\text{F}$;		70		

Table 4. Electrical Characteristics (Continued)

Symbol	Parameter	Condition	Min	Typ	Max	Unit
Shutdown						
I _{OFF}	Shutdown Supply Current	EN = GND, V _{IN} = 5.5V, T _{AMB} = 25°C		0.01	0.5	μA
		EN = GND, V _{IN} = 5.5V		0.1	15	
V _{IH}	EN Input Threshold	2.0V < V _{IN} < 5.5V	1.6			V
V _{IL}		2.0V < V _{IN} < 5.5V			0.6	V
I _{SHDNN}	EN Input Bias Current	EN = IN or GND, T _{AMB} = +25°C		1		nA
		T _{AMB} = +85°C		5		
POK Output						
V _{OL}	POK Output Low Voltage	POK sinking 1mA		0.05	0.25	V
	Operating Voltage Range for Valid POK Signal	POK sinking 100μA	1.0		5.5	V
	POK Output High leakage Current	POK = 5.5V, T _{AMB} = +25°C		1		nA
		T _{AMB} = +85°C		5		
	POK Threshold	Rising edge (referenced to V _{OUT(NOM)})	90	94	98	%
Thermal Protection						
T _{SHDNN}	Thermal Shutdown Temperature			170		°C
ΔT _{SHDNN}	Thermal Shutdown Hysteresis			20		°C

1. Guaranteed by production test of load regulation and line regulation.
2. Dropout voltage is defined as V_{IN} - V_{OUT}, when V_{OUT} is 100mV below the value of V_{OUT} measured for V_{IN} = (V_{OUT(NOM)} + 500mV). Since the minimum input voltage is 2.0V, this specification is only valid when V_{OUT(NOM)} > 2.0V.

7 Typical Operating Characteristics

$V_{IN} = V_{OUT} + 0.5V$, $C_{IN} = C_{OUT} = 4.7\mu F$, $T_{AMB} = 25^{\circ}C$ (unless otherwise specified).

Figure 3. V_{DROP} vs. I_{OUT} ;




Figure 4. V_{OUT} vs. V_{IN} ; $V_{OUT(NOM)} = 3.3V$




Figure 5. V_{OUT} vs. Temperature; $V_{OUT(NOM)} = 3.3V$




Figure 6. V_{OUT} vs. V_{IN} ; $V_{OUT(NOM)} = 3.3V$




Figure 7. Quiescent Current vs. V_{IN} ;




Figure 8. Quiescent Current vs. I_{OUT} ;




Figure 9. Quiescent Current vs. Temperature;




Figure 10. Spectral Noise vs. Freq.; Iout = 10mA,




Figure 11. PSRR vs. Frequency; Iout = 10mA




Figure 12. Line Transient Response;
 $V_{IN} = 3.8V$ to $4.3V$, $I_{OUT} = 100mA$




Figure 13. Load Transient Response;
 $V_{IN} = 3.8V$, $I_{OUT} = 100mA$ to $1A$




Figure 14. Startup; $V_{IN} = 3.8V$, $I_{OUT} = 100mA$






Figure 15. Startup; $V_{IN} = 3.8V$, $I_{OUT} = 100mA$



8 Detailed Description

The AS1364 output voltage is factory-trimmed or is adjustable from +1.2 to +5V, and is guaranteed to supply 1A of output current. The device consists of a +1.20V internal reference, error amplifier, MOSFET driver, P-channel pass transistor, internal feedback voltage-divider and a comparator (see Figure 1 on page 1).

Figure 16. Bypass Version Typical Application



The +1.20V reference is connected to the inverting input of the error amplifier, which compares this reference with the selected feedback voltage and amplifies the difference.

The MOSFET driver reads the error signal and applies the appropriate drive to the P-channel transistor. If the feedback voltage is lower than the reference, the pass transistor gate is pulled lower, allowing more current to pass increasing the output voltage. If the feedback voltage is too high, the pass transistor gate is pulled up, allowing less current to pass to the output.

The low V_{OUT} comparator senses when the feedback voltage has dropped 6% below its expected level, causing POK to go low.

The output voltage is fed back through either an internal resistor-divider connected to OUT or an external resistor network connected to SET. The comparator examines $V_{SET/BYP}$ and selects the feedback path. If $V_{SET/BYP}$ is below 50mV, the internal feedback path is used and the output is regulated to the factory-preset voltage.

Internal P-Channel Pass Transistor

The AS1364 features a 1A P-channel MOSFET pass transistor and consumes only a maximum of 200µA of quiescent current under heavy loads as well as in dropout.

Output Voltage Selection

At the factory trimmed versions of the AS1364 offering the bypass pin (see Figure 16), the output voltage is then set to an internally trimmed voltage (see Ordering Information on page 13).

For the adjustable AS1364-AD, an output voltage between +1.2V and +5V can be set by using two external resistors (see Figure 17). In this mode, V_{OUT} is determined by:

$$V_{SET/BYP} (1 + (R_1 / R_2)) \quad (EQ 1)$$

Where:

$V_{SET/BYP} = +1.20V$.

A simplification of R_1 and R_2 selection is:


$$R_1 = R_2 ((V_{OUT} / V_{SET/BYP}) - 1) \quad (EQ 2)$$

Since the input bias current at SET is less than 100nA, large resistance values can be used for R_1 and R_2 to minimize power consumption and therefore increasing efficiency.

Note: Up to 125kΩ is acceptable for R_2 . If the SET pin is connected to GND without a resistor, 3.3V will be set as output voltage.

In preset voltage mode, the impedance from SET to GND should be less than 10kΩ or spurious conditions may cause the voltage at SET to exceed the 50mV threshold.

Figure 17. Adjustable Output Voltage Typical Application



Shutdown

If pin EN is connected to GND the AS1364 is disabled. In shutdown mode all internal circuits are turned off, reducing supply current to 10nA (typ). For normal device operation pin EN must be connected to IN. During shutdown, POK goes low.

Power-OK

The AS1364 features a power-ok indicator that asserts when the output voltage falls out of regulation. The open-drain POK output goes low when output voltage at OUT falls 6% below its nominal value. A 100kΩ pull-up resistor from POK to a (typically OUT) provides a logic control signal.

POK can be used as a power-on-reset (POR) signal to a microcontroller or can drive an external LED to indicate a power failure condition.

Note: POK is low during shutdown.

Current Limiter

The AS1364 features current limiting circuitry that monitors the pass transistor, limiting short-circuit output current to 1.5A (typ). The circuitry of the AS1364 allows that the output can be shorted to ground for an indefinite period of time without damaging the device.

Thermal Protection

Integrated thermal overload protection limits the total power dissipation in the AS1364. When the junction temperature (T_J) exceeds +170°C typically, the pass transistor is turned off. Normal operation is continued when T_J drops approximately 20°C.

Note: Regardless of the hysteresis, continuous short-circuit condition will result in a pulsed output.

Operating Region and Power Dissipation

Maximum power dissipation of the AS1364 depends on the thermal resistance of the package and the PCB, the temperature difference between the die junction and ambient air, and the rate of air flow.

The power dissipated in the device is given as:

$$PD = I_{OUT} \cdot (V_{IN} - V_{OUT}) \quad (EQ 3)$$

The maximum power dissipation is calculated:

$$PD_{MAX} = (T_{J(MAX)} - T_{AMB}) / (\theta_{JC} + \theta_{CA}) \quad (EQ 4)$$

Where:

$T_{J(MAX)} - T_{AMB}$ is the temperature difference between the device die junction and the surrounding air.

θ_{JC} is the thermal resistance of the junction to the case.

θ_{CA} is the thermal resistance from the case through the PCB, copper traces, and other materials to the surrounding air.

Connect the exposed thermal pad and GND to circuit ground by using a large pad, or multiple vias to the ground plane.

9 Application Information

Capacitor Selection and Regulator Stability

Input and output capacitors are required for stable operation of the AS1364 over the full temperature range and with load currents up to 1A. Connect C_{IN} and C_{OUT} as close to the AS1364 as possible to minimize the impact of PC board trace inductance.

Input Capacitor

For C_{IN} , a 4.7 μ F capacitor between IN and ground is sufficient. C_{IN} reduces the source impedance of the input supply and may be smaller than 4.7 μ F if powered from regulated power supplies or low-impedance batteries. Larger input capacitor values and lower ESR provide better noise rejection and line-transient response.

Output Capacitor

A 4.7 μ F low-ESR capacitor between OUT and ground is sufficient for C_{OUT} . The output capacitor's ESR affects stability and output noise. An output capacitors with an ESR of 0.5 Ω or less is recommended to ensure stability and optimum transient response. Reduced output noise and improve load-transient response, stability, and power-supply rejection by using large output capacitors with low ESR.

Noise, PSRR, and Transient Response

AS1364 output noise is typically 10 μ V_{RMS} (100Hz to 100kHz) or 45 μ V_{RMS} (10Hz to 1MHz) during normal operation. This is suitably low for most applications (see [Figure 10 on page 7](#)).


The AS1364 is designed to achieve extremely low dropout voltage and low quiescent current in battery-powered systems while still maintaining excellent noise performance, transient response, and PSRR. See the [Figure 11 on page 7](#) for a plot of power-supply rejection ratio (PSRR) versus frequency.

When operating from very noisy sources, the factory preset variants a recommended since they offer improved noise performance over the adjustable variants.

10 Package Drawings and Markings

The device is available in an 8-pin TDFN 3x3mm package.

Figure 18. 8-pin TDFN 3x3mm Package



Symbol	Min	Typ	Max	Notes
A	0.70	0.75	0.80	1, 2
A1	0.00	0.02	0.05	1, 2
A3		0.20 REF		1, 2
L1			0.15	1, 2
L2			0.13	1, 2
aaa		0.15		1, 2
bbb		0.10		1, 2
ccc		0.10		1, 2
ddd		0.05		1, 2
eee		0.08		1, 2
ggg		0.10		1, 2

Symbol	Min	Typ	Max	Notes
D BSC		3.00		1, 2
E BSC		3.00		1, 2
D2	1.60		2.50	1, 2
E2	1.35		1.75	1, 2
L	0.30	0.40	0.50	1, 2
θ	0°		14°	1, 2
K	0.20			1, 2
b	0.25	0.30	0.35	1, 2, 5
e		0.65		
N		8		1, 2
ND		4		1, 2, 5

Notes:

1. Dimensioning and tolerancing conform to ASME Y14.5M-1994.
2. All dimensions are in millimeters, angle is in degrees.
3. N is the total number of terminals.
4. Terminal #1 identifier and terminal numbering convention shall conform to JESD 95-1 SPP-012. Details of terminal #1 identifier are optional, but must be located within the area indicated. The terminal #1 identifier may be either a mold, embedded metal or mark feature.
5. Dimension b applies to metallized terminal and is measured between 0.15 and 0.30mm from terminal tip.
6. ND refers to the maximum number of terminals on D side.
7. Unilateral coplanarity zone applies to the exposed heat sink slug as well as the terminals.

11 Ordering Information

The device is available as the standard products shown in [Table 5](#).

Table 5. Ordering Information

Model	Marking	Output	SET/BYP	Delivery Form	Package
AS1364-BTDT-AD	ASRF	adjustable (preset to 3.3V)	SET	Tape and Reel	8-pin TDFN 3x3mm
AS1364-BTDT-12*	ASRN	1.2V	BYP	Tape and Reel	8-pin TDFN 3x3mm
AS1364-BTDT-15*	ASRA	1.5V	BYP	Tape and Reel	8-pin TDFN 3x3mm
AS1364-BTDT-18*	ASRB	1.8V	BYP	Tape and Reel	8-pin TDFN 3x3mm
AS1364-BTDT-30*	ASRC	3.0V	BYP	Tape and Reel	8-pin TDFN 3x3mm
AS1364-BTDT-33*	ASRD	3.3V	BYP	Tape and Reel	8-pin TDFN 3x3mm
AS1364-BTDT-45*	ASRE	4.5V	BYP	Tape and Reel	8-pin TDFN 3x3mm

All devices are RoHS compliant and free of halogene substances.

*Future product.

Non-standard devices are available between 1.4V and 4.6V in 50mV steps and between 4.6V and 5.0V in 100mV steps. For more information and inquiries contact <http://www.austriamicrosystems.com/contact>

Copyrights

Copyright © 1997-2007, austriamicrosystems AG, Schloss Premstaetten, 8141 Unterpremstaetten, Austria-Europe. Trademarks Registered ®. All rights reserved. The material herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner.

All products and companies mentioned are trademarks or registered trademarks of their respective companies.

Disclaimer

Devices sold by austriamicrosystems AG are covered by the warranty and patent indemnification provisions appearing in its Term of Sale. austriamicrosystems AG makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. austriamicrosystems AG reserves the right to change specifications and prices at any time and without notice. Therefore, prior to designing this product into a system, it is necessary to check with austriamicrosystems AG for current information. This product is intended for use in normal commercial applications. Applications requiring extended temperature range, unusual environmental requirements, or high reliability applications, such as military, medical life-support or life-sustaining equipment are specifically not recommended without additional processing by austriamicrosystems AG for each application. For shipments of less than 100 parts the manufacturing flow might show deviations from the standard production flow, such as test flow or test location.

The information furnished here by austriamicrosystems AG is believed to be correct and accurate. However, austriamicrosystems AG shall not be liable to recipient or any third party for any damages, including but not limited to personal injury, property damage, loss of profits, loss of use, interruption of business or indirect, special, incidental or consequential damages, of any kind, in connection with or arising out of the furnishing, performance or use of the technical data herein. No obligation or liability to recipient or any third party shall arise or flow out of austriamicrosystems AG rendering of technical or other services.



Contact Information

Headquarters

austriamicrosystems AG
A-8141 Schloss Premstaetten, Austria

Tel: +43 (0) 3136 500 0
Fax: +43 (0) 3136 525 01

For Sales Offices, Distributors and Representatives, please visit:

<http://www.austriamicrosystems.com/contact>