

64-Position OTP Digital Potentiometer

AD5171

FEATURES

64-position

One-time programmable (OTP)¹ set-and-forget resistance setting—low cost alternative over EEMEM Unlimited adjustments prior to OTP activation 5 kΩ, 10 kΩ, 50 kΩ, 100 kΩ end-to-end resistance Low tempco 5 ppm/°C in potentiometer mode Low tempco 35 ppm/°C in rheostat mode Compact standard SOT-23-8 package Low power, $I_{DD} = 10 \mu A \text{ max}$ Fast settling time, $t_s = 5 \mu s$ typ in power-up I²C®-compatible digital interface Computer software replaces µC in factory programming applications Full read/write of wiper register Extra I²C device address pin Low operating voltage, 2.7 V to 5.5 V **OTP validation check function**

APPLICATIONS

System calibrations
Electronics level settings
Mechanical Trimmers® and potentiometer replacements
Automotive electronics adjustments
Gain control and offset adjustments
Transducer circuit adjustments
Programmable filters up to 1.5 MHz BW³

Automotive temperature range -40°C to +125°C

GENERAL DESCRIPTION

The AD5171 is a 64-position, one-time programmable (OTP) digital potentiometer² that uses fuse link technology to achieve the memory retention of the resistance setting function. OTP is a cost-effective alternative over the EEMEM approach for users who do not need to reprogram new memory settings in the digital potentiometer. This device performs the same electronic adjustment function as most mechanical trimmers and variable resistors. The AD5171 is programmed using a 2-wire I²C-compatible digital control. It allows unlimited adjustments before permanently setting the resistance value. During the OTP activation, a permanent fuse blown command is sent after the final value is determined, freezing the wiper position at a given setting (analogous to placing epoxy on a mechanical trimmer). When this permanent setting is achieved, the value does not change regardless of supply variations or environmental

Rev. B

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

stresses under normal operating conditions. To verify the success of permanent programming, Analog Devices patterned the OTP validation such that the fuse status can be discerned from two validation bits in read mode.

For applications that program the AD5171 in factories, Analog Devices offers device programming software that operates across Windows* 95 to XP platforms, including Windows NT. This software application effectively replaces the need for external I²C controllers or host processors and therefore significantly reduces users' development time.

An AD5171 evaluation kit includes the software, connector, and cable that can be converted for factory programming applications.

The AD5171 is available in a compact SOT-23-8 package. All parts are guaranteed to operate over the automotive temperature range of -40°C to $+125^{\circ}\text{C}$. Besides its unique OTP feature, the AD5171 lends itself well to other general-purpose digital potentiometer applications due to its temperature performance, small form factor, and low cost.




Figure 1. Functional Block Diagram




Figure 2. Pin Configuration

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 www.analog.com Fax: 781.326.8703 © 2005 Analog Devices, Inc. All rights reserved.

¹OTP allows unlimited adjustments before permanent setting.

²The terms digital potentiometer and RDAC are used interchangeably.

³ Applies to 5 k Ω parts only.

TABLE OF CONTENTS

Electrical Characteristics
Absolute Maximum Ratings
ESD Caution
Pin Configuration and Function Descriptions7
Typical Performance Characteristics
Theory of Operation
One-Time Programming (OTP)
Power Supply Considerations
ESD Protection
Terminal Voltage Operating Range
Power-Up/Power-Down Sequences
Variable Resistance and Voltage for Rheostat Mode 14
Variable Resistance and Voltage for Potentiometer Mode 15
Controlling the AD5171
Software Programming
REVISION HISTORY
1/05—Rev. A to Rev. B
Change to Features
11/04—Rev. 0 to Rev. A
Changes to Specifications

I ² C Controller Programming
I ² C-Compatible 2-Wire Serial Bus
Controlling Two Devices on One Bus
Applications
DAC19
Gain Control Compensation
Programmable Voltage Source with Boosted Output 19
Level Shifting for Different Voltage Operation
Resistance Scaling
Resolution Enhancement
RDAC Circuit Simulation Model
Evaluation Board
Outline Dimensions 22
Ordering Guide

1/04—Revision 0: Initial Version

ELECTRICAL CHARACTERISTICS

 $5~k\Omega,~10~k\Omega,~50~k\Omega,~and~100~k\Omega~versions;~V_{DD}=3~V~to~5~V~\pm~10\%,~V_{A}=V_{DD},~V_{B}=0~V,~-40^{\circ}C < T_{A} < +125^{\circ}C,~unless~otherwise~noted.$

Table 1.

Parameter	Symbol	Conditions	Min	Typ ¹	Max	Unit
DC CHARACTERISTICS RHEOSTAT MODE						
Resistor Differential Nonlinearity ²	R-DNL	R_{WB} , V_A = no connect, R_{AB} = 10 kΩ, 50 kΩ, and 100 kΩ	-0.5	±0.1	+0.5	LSB
		R_{WB} , $V_A = no$ connect, $R_{AB} = 5 \text{ k}\Omega$	-1	±0.25	+1	LSB
Resistor Integral Nonlinearity ²	R-INL	R_{WB} , V_A = no connect, R_{AB} = 10 kΩ, 50 kΩ, and 100 kΩ	-1.5	±0.35	+1.5	LSB
		R_{WB} , $V_A = no$ connect, $R_{AB} = 5 \text{ k}\Omega$	-1.5	±0.5	+1.5	LSB
Nominal Resistor Tolerance ³	$\Delta R_{AB}/R_{AB}$		-30		+30	%
Resistance Temperature Coefficient	$(\Delta R_{AB}/R_{AB})/\Delta T$			35		ppm/°C
Wiper Resistance	Rw	$V_{DD} = 5 V$		60	115	Ω
DC CHARACTERISTICS POTENTIOMETER DIVIDER MODE (Specifications apply to all RDACs)						
Resolution	N				6	Bits
Differential Nonlinearity ⁴	DNL		-0.5	±0.1	+0.5	LSB
Integral Nonlinearity ⁴	INL		-1	±0.2	+1	LSB
Voltage Divider Temperature Coefficient	$(\Delta V_W/V_W)/\Delta T$	Code = 0x20		5		ppm/°C
Full-Scale Error	V _{WFSE}	Code = 0x3F, R_{AB} = 10 kΩ, 50 kΩ, and 100 kΩ	-1	-0.5	0	LSB
Full-Scale Error	V _{WFSE}	Code = $0x3F$, $R_{AB} = 5 k\Omega$	-1.5		0	LSB
Zero-Scale Error	V _{wzse}	Code = 0x00, R_{AB} = 10 kΩ, 50 kΩ, and 100 kΩ	0	0.5	1	LSB
		Code = 0x00, $R_{AB} = 5 k\Omega$	0		2	LSB
RESISTOR TERMINALS						
Voltage Range⁵	V A, B, W	With respect to GND			V_{DD}	V
Capacitance ⁷ A, B	C _{A, B}	f = 1 MHz, measured to GND, Code = 0x20		25		pF
Capacitance ⁷ W	Cw	f = 1 MHz, measured to GND, Code = 0x20		55		pF
Common-Mode Leakage	Ісм	$V_A = V_B = V_{DD}/2$		1		nA
DIGITAL INPUTS						
Input Logic High (SDA and SCL) ⁶	V _{IH}		0.7 V _{DD}		$V_{DD} + 0.5$	V
Input Logic Low (SDA and SCL) ⁶	V _{IL}		-0.5		$0.3 V_{\text{DD}}$	V
Input Logic High (AD0)	V _{IH}	$V_{DD} = 3 \text{ V}$	3.0		V_{DD}	V
Input Logic Low (AD0)	V_{IL}	$V_{DD} = 3 \text{ V}$	0		1.0	V
Input Current	I _{IL}	$V_{IN} = 0 \text{ V or } 5 \text{ V}$			±1	μΑ
Input Capacitance ⁷	C _{IL}			3		pF
DIGITAL OUTPUTS						
Output Logic Low (SDA)	V _{OL}	$I_{OL} = 6 \text{ mA}$			0.4	V
Three-State Leakage Current (SDA)	loz	$V_{IN} = 0 \text{ V or } 5 \text{ V}$			±1	μΑ
Output Capacitance ⁷	Coz			3		рF
POWER SUPPLIES						
Power Supply Range	V _{DD}		2.7		5.5	V
OTP Power Supply ^{6, 8}	V_{DD_OTP}	T _A = 25°C	5.25		5.5	V
Supply Current	I _{DD}	$V_{IH} = 5 \text{ V or } V_{IL} = 0 \text{ V}$		4	10	μΑ
OTP Supply Current ^{6, 9}	I _{DD OTP}	$V_{DD OTP} = 5.5 \text{ V, } T_A = 25^{\circ}\text{C}$	100			mA
Power Dissipation ¹⁰	P _{DISS}	$V_{IH} = 5 \text{ V or } V_{IL} = 0 \text{ V}, V_{DD} = 5 \text{ V}$		0.02	0.04	mW
Power Supply Sensitivity	PSSR	, ==	-0.025	+0.001	+0.025	%/%

Parameter	Symbol	Conditions	Min	Typ ¹	Max	Unit
DYNAMIC CHARACTERISTICS ^{7, 11, 12}				-		
Bandwidth –3 dB	BW_5k	$R_{AB} = 5 k\Omega$, Code = 0x20		1500		kHz
	BW_10k	$R_{AB} = 10 \text{ k}\Omega$, $Code = 0x20$		600		kHz
	BW_50k	$R_{AB} = 50 \text{ k}\Omega$, $Code = 0x20$		110		kHz
	BW_100k	$R_{AB} = 100 \text{ k}\Omega$, $Code = 0x20$		60		kHz
Total Harmonic Distortion	THD	$\begin{split} V_A &= 1 \text{ V rms, } R_{AB} = 10 \text{ k}\Omega, \\ V_B &= 0 \text{ V DC, } f = 1 \text{ kHz} \end{split}$		0.05		%
Adjustment Settling Time	t _{S1}	$V_A = 5 V \pm 1 LSB$ error band, $V_B = 0 V$, measured at V_W		5		μs
OTP Settling Time ¹³	t _{S_OTP}	$V_A = 5 V \pm 1 LSB$ error band, $V_B = 0 V$, measured at V_W		400		ms
Power-Up Settling Time—After Fuses Blown	t _{S2}	$V_A = 5 V \pm 1$ LSB error band, $V_B = 0 V$, measured at V_W		5		μs
Resistor Noise Voltage	e _{N_WB}	$R_{AB} = 5 \text{ k}\Omega, f = 1 \text{ kHz},$ Code = 0x20		8		nV/√H
		$R_{AB} = 10 \text{ k}\Omega, f = 1 \text{ kHz},$ Code = 0x20		12		nV/√H
INTERFACE TIMING CHARACTERISTICS (Apply to all parts ^{7, 12})						
SCL Clock Frequency	f _{SCL}				400	kHz
t _{BUF} Bus Free Time between Start and Stop	t ₁		1.3			μs
t _{HD;STA} Hold Time (Repeated Start)	t ₂	After this period, the first clock pulse is generated.	0.6			μs
t _{LOW} Low Period of SCL Clock	t ₃		1.3			μs
t _{HIGH} High Period of SCL Clock	t ₄		0.6		50	μs
t _{SU;STA} Setup Time for Start Condition	t ₅		0.6			μs
t _{HD;DAT} Data Hold Time	t ₆				0.9	μs
t _{SU;DAT} Data Setup Time	t ₇		0.1			μs
$t_{\mbox{\tiny F}}$ Fall Time of Both SDA and SCL Signals	t ₈				0.3	μs
$t_{\mbox{\tiny R}}$ Rise Time of Both SDA and SCL Signals	t 9				0.3	μs
tsu;sto Setup Time for Stop Condition	t ₁₀		0.6			μs

 $^{^1}$ Typical specifications represent average readings at 25°C and V_{DD} = 5 V.

² Resistor position nonlinearity error, R-INL, is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions. R-DNL measures the relative step change from ideal between successive tap positions. Parts are guaranteed monotonic.

 $^{{}^{3}}V_{AB} = V_{DD}$, Wiper $(V_{W}) = \text{no connect.}$

⁴ INL and DNL are measured at V_W with the RDAC configured as a potentiometer divider similar to a voltage output DAC. $V_A = V_{DD}$ and $V_B = 0$ V. DNL specification limits of ± 1 LSB maximum are guaranteed monotonic operating conditions.

⁵ Resistor Terminals A, B, W have no limitations on polarity with respect to each other.

 $^{^6}$ The minimum voltage requirement on the V_{IH} is $0.7 \text{ V} \times \dot{V}_{DD}$. For example, V_{IH} min = 3.5 V when V_{DD} = 5 V. It is typical for the SCL and SDA resistors to be pulled up to V_{DD}. However, care must be taken to ensure that the minimum V_{IH} is met when the SCL and SDA are driven directly from a low voltage logic controller without pull-up resistors.

⁷ Guaranteed by design; not subject to production test.

⁸ Different from operating power supply; power supply for OTP is used one time only.

 $^{^9}$ Different from operating current; supply current for OTP lasts approximately 400 ms for one-time need only. 10 P_{Diss} is calculated from ($I_{DD} \times V_{DD}$). CMOS logic level inputs result in minimum power dissipation.

¹¹ Bandwidth, noise, and settling time depend on the terminal resistance value chosen. The lowest R value results in the fastest settling time and highest bandwidth. The highest R value results in the minimum overall power consumption.

 $^{^{12}}$ All dynamic characteristics use $V_{\text{DD}} = 5 \text{ V}.$

¹³ Different from the settling time after the fuse is blown. The OTP settling time occurs only once.




Figure 3. Interface Timing Diagram

ABSOLUTE MAXIMUM RATINGS

Table 2.

Parameter	Rating
V _{DD} to GND	−0.3, +7 V
V_A , V_B , V_W to GND	GND, V _{DD}
Maximum Current	
Iwb, Iwa Pulsed	±20 mA
I_{WB} Continuous $(R_{WB} \le 1 \text{ k}\Omega, A \text{ open})^1$	±5 mA
I_{WA} Continuous ($R_{WA} \le 1 \text{ k}\Omega$, B open) ¹	±5 mA
Digital Inputs and Output Voltage to GND	0 V, V _{DD}
Operating Temperature Range	-40°C to +125°C
Maximum Junction Temperature (T _J max)	150°C
Storage Temperature	−65°C to +150°C
Lead Temperature (Soldering, 10 sec)	300°C
Vapor Phase (60 sec)	215°C
Infrared (15 sec)	220°C
Thermal Resistance ² θ _{JA}	230°C/W

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



 $^{^1}$ Maximum terminal current is bounded by the maximum applied voltage across any two of the A, B, and W terminals at a given resistance; the maximum current handling of the switches, and the maximum power dissipation of the package. $V_{\rm DD}=5\,$ V.

² Package power dissipation = $(T_J max - T_A)/\theta_{JA}$.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 4. Pin Configuration

Table 3. Pin Function Descriptions

Pin No.	Mnemonic	Description
1	W	Wiper Terminal W. GND $\leq V_W \leq V_{DD}$.
2	V _{DD}	Positive Power Supply. Specified for operation from 2.7 V to 5.5 V. For OTP programming, VDD needs to be a minimum of 5.25 V and have a 100 mA driving capability.
3	GND	Common Ground.
4	SCL	Serial Clock Input. Requires a pull-up resistor. If it is driven direct from a logic controller without the pull-up resistor, ensure that V_{IH} min is 0.7 V \times V_{DD} .
5	SDA	Serial Data Input/Output. Requires a pull-up resistor. If it is driven direct from a logic controller without a pull-up resistor, ensure that V_H min is 0.7 V \times V_{DD} .
6	AD0	I ² C Device Address Bit. Allows a maximum of two AD5171s to be addressed.
7	В	Resistor Terminal B. GND $\leq V_B \leq V_{DD}$.
8	Α	Resistor Terminal A. GND $\leq V_A \leq V_{DD}$.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 5. R-INL vs. Code vs. Temperature




Figure 6. R-DNL vs. Code vs. Temperature




Figure 7. INL vs. Code vs. Temperature




Figure 8. DNL vs. Code vs. Temperature




Figure 9. Full-Scale Error




Figure 10. Zero-Scale Error




Figure 11. Supply Current vs. Temperature




Figure 12. Rheostat Mode Tempco ($\Delta R_{AB}/R_{AB}$)/ ΔT vs. Code




Figure 13. Potentiometer Mode Tempco $(\Delta V_W/V_W)/\Delta T$ vs. Code




Figure 14. Gain vs. Frequency vs. Code, $R_{AB} = 5 \text{ k}\Omega$




Figure 15. Gain vs. Frequency vs. Code, $R_{AB} = 10 \text{ k}\Omega$




Figure 16. Gain vs. Frequency vs. Code, $R_{AB} = 50 \Omega$




Figure 17. Gain vs. Frequency vs. Code, $R_{AB} = 100 \text{ k}\Omega$




Figure 18. PSRR vs. Frequency




Figure 19. Digital Feedthrough vs. Time




Figure 20. Settling Time




Figure 21. Midscale Glitch Energy




Figure 22. Power-Up Settling Time, after Fuses Blown




Figure 23. IwB_MAX vs. Code

03437-0-022

THEORY OF OPERATION

The AD5171 allows unlimited 6-bit adjustments, except for the one-time programmable, set-and-forget resistance setting. OTP technology is a proven, cost-effective alternative over EEMEM in one-time memory programming applications. The AD5171 employs fuse link technology to achieve the memory retention of the resistance setting function. It has six data fuses that control the address decoder for programming the RDAC, one user mode test fuse for checking setup error, and one programming lock fuse for disabling any further programming once the data fuses are blown.

ONE-TIME PROGRAMMING (OTP)

Prior to OTP activation, the AD5171 presets to midscale during initial power-on. After the wiper is set at the desired position, the resistance can be permanently set by programming the T bit high along with the proper coding (see Table 7 and Table 8) and one-time $V_{\rm DD_OTP}$. The fuse link technology of the AD517x family of digital potentiometers requires $V_{\rm DD_OTP}$ between 5.25 V and 5.5 V to blow the fuses to achieve a given nonvolatile setting. On the other hand, $V_{\rm DD}$ can be 2.7 V to 5.5 V during operation. As a result, system supply that is lower than 5.25 V requires external supply for one-time programming. Also, the user is allowed only one attempt in blowing the fuses. If the user fails to blow the fuses at the first attempt, the fuse structures may change so that they may never be blown regardless of the energy applied at subsequent events. For details, see the Power Supply Considerations section.

The device control circuit has two validation bits, E1 and E0, that can be read back to check the programming status (see Table 4). Users should always read back the validation bits to ensure that the fuses are properly blown. After the fuses have been blown, all fuse latches are enabled upon subsequent power-on; therefore, the output corresponds to the stored setting.

Table 4. Validation Status

E1	EO	Status
0	0	Ready for programming.
0	1	Test fuse not blown successfully. For factory setup checking purpose only. Users should not see these combinations.
1	0	Fatal error. Some fuses are not blown. Do not retry. Dicard the unit.
1	1	Successful. No further programming is possible.

This section discusses the fuse operation in detail. When the OTP T bit is set, the internal clock is enabled. The program then attempts to blow a test fuse. The operation stops if the test fuse is not properly blown. The validation bits, Bit E1 and Bit E0, show 01. This status is intended for factory setup checking purposes only; users should not see this status. If the test fuse is

properly blown, then the data fuses can be programmed. The six data fuses are programmed in six clock cycles. The output of the fuses is compared with the code stored in the RDAC register. If they do not match, E1 and E0 of 10 are issued as fatal errors and the operation stops. Users should never try blowing the fuses more than once because the fuse structure may have changed prohibiting further programming. As a result, the unit must be discarded. This error status can also occur if the OTP supply voltage goes above or drops below the VDD_OTP requirement, the OTP supply current is limited, or both the voltage and current ramp times are slow. If the output and stored code match, the programming lock fuse is blown so that no further programming is possible. In the meantime, E1 and E0 issue 11, indicating the lock fuse is properly blown. All the fuse latches are enabled at power-on; therefore, from this point on, the output corresponds to the stored setting. Figure 24 shows a detailed functional block diagram.




Figure 24. Detailed Functional Block Diagram

POWER SUPPLY CONSIDERATIONS

To minimize the package pin count, both the one-time programming and normal operating voltage supplies share the same V_{DD} terminal of the AD5171. The AD5171 employs fuse link technology that requires 5.25 V to 5.5 V for blowing the internal fuses to achieve a given setting, but normal V_{DD} can be anywhere between 2.7 V and 5.5 V after the fuse programming process. As a result, dual voltage supplies and isolation are needed if system V_{DD} is lower than the required V_{DD} of OTP. The fuse programming supply (either an on-board regulator or rack-mount power supply) must be rated at 5.25 V to 5.5 V and able to provide a 100 mA current for 400 ms for successful onetime programming. Once fuse programming is complete, the V_{DD} otp supply must be removed to allow normal operation at 2.7 V to 5.5 V; the device then consumes current in the µA range. Figure 25 shows the simplest implementation to meet the dual-voltage requirement with a jumper. This approach saves one voltage supply, but draws additional current and requires manual configuration.




Figure 25. Power Supply Requirement

An alternate approach in 3.5 V to 5.25 V systems adds a signal diode between the system supply and the OTP supply for isolation, as shown in Figure 26.




Figure 26. 5.5 V OTP Supply Isolated From the 3.5 V to 5.25 V Normal Operating Supply. The V_{DD_OTP} supply must be removed once OTP is complete.




Figure 27. 5.5 V OTP Supply Isolated From the 2.7 V Normal Operating Supply. The $V_{\rm DD}$ OTP supply must be removed once OTP is complete.

When operating at 2.7 V, use of the bidirectional low threshold P-Ch MOSFETs is recommended for the supply's isolation. As shown in Figure 27, this assumes that the 2.7 V system voltage is applied first, and the P1 and P2 gates are pulled to ground, thus turning on P1 and, subsequently, P2. As a result, $V_{\rm DD}$ of the AD5171 approaches 2.7 V. When the AD5171 setting is found, the factory tester applies the $V_{\rm DD_OTP}$ to both the $V_{\rm DD}$ and the MOSFETs gates, thus turning off P1 and P2. The OTP command should be executed at this time to program the AD5171 while the 2.7 V source is protected. Once the fuse programming is complete, the tester withdraws the $V_{\rm DD_OTP}$ and the AD5171's setting is permanently fixed.

AD5171 achieves the OTP function through blowing internal fuses. Users should always apply the 5.25 V to 5.5 V one-time program voltage requirement at the first fuse programming attempt. Failure to comply with this requirement may lead to a change in the fuse structures, rendering programming inoperable.

Care should be taken when SCL and SDA are driven from a low voltage logic controller. Users must ensure that the logic high level is between 0.7 V \times V_DD and V_DD. Refer to the Level Shifting for Different Voltage Operation section.

Poor PCB layout introduces parasitics that may affect the fuse programming. Therefore, it is recommended that a 10 μF tantalum capacitor be added in parallel with a 1 nF ceramic capacitor as close as possible to the V_{DD} pin. The type and value chosen for both capacitors are important. This combination of capacitor values provides both a fast response and larger supply current handling with minimum supply droop during transients. As a result, these capacitors increase the OTP programming success by not inhibiting the proper energy needed to blow the internal fuses. Additionally, C1 minimizes transient disturbance and low frequency ripple while C2 reduces high frequency noise during normal operation.

ESD PROTECTION

Digital inputs SDA and SCL are protected with a series input resistor and parallel Zener ESD structures (Figure 28).




Figure 28. ESD Protection of Digital Pins

TERMINAL VOLTAGE OPERATING RANGE

There are also ESD protection diodes between $V_{\rm DD}$ and the RDAC terminals; therefore, the $V_{\rm DD}$ of the AD5171 defines their voltage boundary conditions (see Figure 29). Supply signals present on Terminal A, Terminal B, and Terminal W that exceed $V_{\rm DD}$ are clamped by the internal forward-biased diodes and should be avoided.




Figure 29. Maximum Terminal Voltages Set by VDD

POWER-UP/POWER-DOWN SEQUENCES

Similarly, because of the ESD protection diodes, it is important to power $V_{\rm DD}$ first before applying any voltages to Terminal A, Terminal B, and Terminal W. Otherwise, the diode is forward-biased such that $V_{\rm DD}$ is powered unintentionally and may affect the remainder of the users' circuits. The ideal power-up sequence is in the following order: GND, $V_{\rm DD}$, digital inputs, and $V_{\rm A}/V_{\rm B}/V_{\rm W}$. The order of powering $V_{\rm A}$, $V_{\rm B}$, $V_{\rm W}$, and the digital inputs is not important as long as they are powered after $V_{\rm DD}$. Similarly, $V_{\rm DD}$ should be powered down last.

VARIABLE RESISTANCE AND VOLTAGE FOR RHEOSTAT MODE

If only the W-to-B or W-to-A terminals are used as variable resistors, the unused terminal can be opened or shorted with Terminal W. This operation is called rheostat mode (Figure 30).




Figure 30. Rheostat Mode Configuration

The nominal resistance (R_{AB}) of the RDAC has 64 contact points accessed by the wiper terminal, plus the B terminal contact if R_{WB} is considered. The 6-bit data in the RDAC latch is decoded to select one of the 64 settings. Assuming that a 10 k Ω part is used, the wiper's first connection starts at Terminal B for data 0x00. Such a connection yields a minimum of 60 Ω resistance between Terminal W and Terminal B due to the 60 Ω wiper contact resistance. The second connection is the first tap point, which corresponds to 219 Ω ($R_{WB} = 1 \times R_{AB}/63 + R_W$) for data 0x01, and so on. Each LSB data value increase moves the wiper up the resistor ladder until the last tap point is reached at 10060 Ω (63 × $R_{AB}/63 + R_W$). Figure 31 shows a simplified diagram of the equivalent RDAC circuit. The general equation determining R_{WB} is

$$R_{WB}(D) = \frac{D}{63} \times R_{AB} + R_W \tag{1}$$

where:

D is the decimal equivalent of the 6-bit binary code. R_{AB} is the end-to-end resistance.

 R_W is the wiper resistance contributed by the on-resistance of the internal switch.

Table 5. R_{WB} vs. Codes: $R_{AB} = 10 \text{ k}\Omega$; Terminal A Open

D (Dec)	R _{WB} (Ω)	Output State
63	10060	Full-scale (R _{AB} + R _W)
32	5139	Midscale
1	219	1 LSB
0	60	Zero-scale (wiper contact resistance)

Since a finite wiper resistance of $60~\Omega$ is present in the zero-scale condition, care should be taken to limit the current flow between Terminal W and Terminal B in this state to a maximum pulse current 20 mA. Otherwise, degradation or possible destruction of the internal switch contact can occur.

Similar to the mechanical potentiometer, the resistance of the RDAC between the wiper (Terminal W) and Terminal A also produces a complementary resistance, R_{WA} . When these terminals are used, Terminal B can be opened or shorted to Terminal W. Setting the resistance value for R_{WA} starts at a maximum value of resistance and decreases as the data loaded in the latch increases in value. The general equation for this operation is

$$R_{WA}(D) = \frac{63 - D}{63} \times R_{AB} + R_{W} \tag{2}$$

Table 6. R_{WA} vs. Codes: R_{AB} =10 kΩ; Terminal B Open

D (Dec)	R _{wA} (Ω)	Output State
63	60	Full-scale
32	4980	Midscale
1	9901	1 LSB
0	10060	Zero-scale

The typical distribution of the resistance tolerance from device to device is process-lot dependent; it is possible to have $\pm 30\%$ tolerance.




Figure 31. AD5171 Equivalent RDAC Circuit

VARIABLE RESISTANCE AND VOLTAGE FOR POTENTIOMETER MODE

If all three terminals are used, the operation is called the potentiometer mode. The most common configuration is the voltage divider operation (Figure 32).




Figure 32. Potentiometer Mode Configuration

Ignoring the effect of the wiper resistance, the transfer function is simply

$$V_W(D) = \frac{D}{63} V_A \tag{3}$$

A more accurate calculation, which includes the wiper resistance effect, yields

$$V_W(D) = \frac{\frac{D}{63}R_{AB} + R_W}{R_{AB} + 2R_W}V_A \tag{4}$$

Unlike in rheostat mode where the absolute tolerance is high, potentiometer mode yields an almost ratio-metric function of D/63 with a relatively small error contributed by the $R_{\rm W}$ terms; thus, the tolerance effect is almost cancelled. Although the thin film step resistor ($R_{\rm S}$) and CMOS switches resistance ($R_{\rm W}$) have very different temperature coefficients, the ratiometric adjustment also reduces the overall temperature coefficient effect to 5 ppm/°C, except at low value codes where $R_{\rm W}$ dominates.

Potentiometer mode includes other operations such as op amp input, feedback resistor networks, and voltage scaling applications. Terminal A, Terminal W, and Terminal B can, in fact, be input or output terminals provided that $|V_{AB}|$, $|V_{WA}|$, and $|V_{WB}|$ do not exceed V_{DD} to GND.

CONTROLLING THE AD5171

There are two ways of controlling the AD5171. Users can either program the devices with computer software or employ external I^2C controllers.

SOFTWARE PROGRAMMING

Due to the advantage of the one-time programmable feature, users may consider programming the device in the factory before shipping it to end users. ADI offers device programming software that can be implemented in the factory on PCs running Windows 95 to Windows XP platforms. As a result, external controllers are not required, which significantly reduces development time.

The program is an executable file that does not require the user to know any programming languages or programming skills. It is easy to set up and use. Figure 33 shows the software interface. The software can be downloaded from www.analog.com.




Figure 33. Software Interface

Write

The AD5171 starts at midscale after power-up prior to the OTP programming. To increment or decrement the resistance, move the scrollbar on the left. To write any specific values, use the bit pattern control in the upper screen and click **Run**. The format of writing data to the device is shown in Table 7. Once the desired setting is found, click **Program Permanent** to blow the internal fuse links for permanent setting. The user can also set the programming bit pattern in the upper screen and click **Run** to achieve the same result.

Read

To read the validation bits and data from the device, click **Read**. The user may also set the bit pattern in the upper screen and click **Run**. The format of reading data out from the device is shown in Table 8.

To apply the device programming software in the factory, users need to modify a parallel port cable and configure Pin 2, Pin 3, Pin 15, and Pin 25 for SDA_write, SCL, SDA_read, and DGND, respectively, for the control signals (Figure 34). Also lay out the PCB of the AD5171 with SCL and SDA pads, as shown in Figure 35, such that pogo pins can be inserted for the factory programming.




Figure 34. Parallel Port Connection. Pin 2 = SDA_write, Pin 3 = SCL, Pin 15 = SDA_read, and Pin 25 = DGND.




Figure 35. Recommended AD5171 PCB Layout. The SCL and SDA pads allow pogo pins to be inserted so that signals can be communicated through the parallel port for programming (Figure 34).

Table 7. SDA Write Mode Bit Format

S	0	1	0	1	1	0	AD0	0	Α	Τ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Α	Χ	Χ	D5	D4	D3	D2	D1	D0	Α	Р
			Slav	/e Ac	ldres	s By	te					Inst	truct	ion B	yte							Dat	a Byte	!				

Table 8. SDA Read Mode Bit Format

S	0	1	0	1	1	0	AD0	1	Α	E1	E0	D5	D4	D3	D2	D1	D0	Α	Р
			Sla	ave Ado	dress By	/te							Data	Byte					

Table 9. SDA Bits Definitions and Descriptions

Bit	Description
S	Start Condition.
P	Stop Condition.
Α	Acknowledge.
AD0	I ² C Device Address Bit. Allows a maximum of two AD5171s to be addressed.
Χ	Don't Care.
T	OTP Programming Bit. Logic 1 programs the wiper position permanently.
D5, D4, D3, D2, D1, D0	Data Bits.
E1, E0	OTP Validation Bits.
0, 0	Ready to Program.
0, 1	Test Fuse Not Blown Successfully. For factory setup checking purpose only. Users should not see these combinations.
1, 0	Fatal Error. Do not retry. Discard the unit.
1, 1	Programmed Successfully. No further adjustments are possible.

I²C CONTROLLER PROGRAMMING

Write Bit Patterns




Figure 36. Writing to the RDAC Register




Figure 37. Activating One-Time Programming

Read Bit Pattern




Figure 38. Reading Data from RDAC Register

I²C-COMPATIBLE 2-WIRE SERIAL BUS

For users who prefer to use external controllers, the AD5171 can be controlled via an I²C-compatible serial bus; the part is connected to this bus as a slave device. Referring to Figure 36, Figure 37, and Figure 38, the 2-wire I²C serial bus protocol operates as follows:

1. The master initiates data transfer by establishing a start condition, which is when SDA goes from high to low while SCL is high (Figure 36 and Figure 37). The following byte is the slave address byte, which consists of the 6 MSBs as a slave address defined as 010110. The next bit is ADO, which is an I²C device address bit. Depending on the states of their AD0 bits, two AD5171s can be addressed on the same bus (Figure 39). The last LSB is the R/W bit, which determines whether data is read from, or written to, the slave device.

The slave address corresponding to the transmitted address bit responds by pulling the SDA line low during the 9th clock pulse (this is termed the Acknowledge bit). At this stage, all other devices on the bus remain idle while the selected device waits for data to be written to, or read from, its serial register.

- 2. The write operation contains one instruction byte more than the read operation. The instruction byte in the write mode follows the slave address byte. The MSB of the instruction byte labeled T is the one-time programming bit. After acknowledging the instruction byte, the last byte in the write mode is the data byte. Data is transmitted over the serial bus in sequences of nine clock pulses (eight data bits followed by an Acknowledge bit). The transitions on the SDA line must occur during the low period of SCL and remain stable during the high period of SCL (Figure 36).
- 3. In read mode, the data byte follows immediately after the acknowledgment of the slave address byte. Data is transmitted over the serial bus in sequences of nine clock pulses (note the slight difference from the write mode; there are eight data bits followed by a No Acknowledge bit). Similarly, the transitions on the SDA line must occur during the low period of SCL and remain stable during the high period of SCL (Figure 38).

4. When all data bits have been read or written, a stop condition is established by the master. A stop condition is defined as a low-to-high transition on the SDA line while SCL is high. In the write mode, the master pulls the SDA line high during the 10th clock pulse to establish a stop condition (Figure 36 and Figure 37). In the read mode, the master issues a No Acknowledge for the 9th clock pulse, i.e., the SDA line remains high. The master then brings the SDA line low before the 10th clock pulse, which goes high to establish a stop condition (Figure 38).

A repeated write function gives the user flexibility to update the RDAC output a number of times, except after permanent programming, addressing, and instructing the part only once. During the write cycle, each data byte updates the RDAC output. For example, after the RDAC has acknowledged its slave address and instruction bytes, the RDAC output updates after these two bytes. If another byte is written to the RDAC while it is still addressed to a specific slave device with the same instruction, this byte updates the output of the selected slave device. If different instructions are needed, the write mode has to be started with a new slave address, instruction, and data bytes. Similarly, a repeated read function of the RDAC is also allowed.

CONTROLLING TWO DEVICES ON ONE BUS

Figure 39 shows two AD5171 devices on the same serial bus. Each has a different slave address since the state of each AD0 pin is different. This allows each device to be independently operated. The master device output bus line drivers are opendrain pull-downs in a fully I^2C -compatible interface.




Figure 39. Two AD5171 Devices on One Bus

APPLICATIONS

DAC

It is common to buffer the output of the digital potentiometer as a DAC unless the load is much larger than R_{WB}. The buffer can impede conversion and deliver higher current, if needed.




Figure 40. Programmable Voltage Reference (DAC)

GAIN CONTROL COMPENSATION

The digital potentiometers are commonly used in gain controls (Figure 41) or sensor transimpedance amplifier signal conditioning applications. To avoid gain peaking, or in worst-case oscillation due to step response, a compensation capacitor is needed. In general, C2 in the range of a few picofarads to a few tenths of a picofarad is adequate for the compensation.




Figure 41. Typical Noninverting Gain Amplifier

PROGRAMMABLE VOLTAGE SOURCE WITH BOOSTED OUTPUT

For applications that require high current adjustment, such as a laser diode driver or tunable laser, a boosted voltage source can be considered (Figure 42).




Figure 42. Programmable Booster Voltage Source

In this circuit, the inverting input of the op amp forces the $V_{\rm OUT}$ to be equal to the wiper voltage set by the digital potentiometer. The load current is then delivered by the supply via the N-Ch FET N_1 . N_1 power handling must be adequate to dissipate

 $(V_{\rm I}-V_{\rm O})\times I_{\rm L}$ power. This circuit can source a maximum of 100 mA with a 5 V supply. For precision applications, a voltage reference such as the ADR421, ADR03, or ADR370 can be applied at Terminal A of the digital potentiometer.

LEVEL SHIFTING FOR DIFFERENT VOLTAGE OPERATION

If the SCL and SDA signals come from a low voltage logic controller and are below the minimum $V_{\rm IH}$ level (0.7 V × $V_{\rm DD}$), level shift the signals for read/write communications between the AD5171 and the controller. Figure 43 shows one of the implementations. For example, when the SDA1 is at 2.5 V, M1 turns off, and the SDA2 becomes 5 V. When the SDA1 is at 0 V, M1 turns on, and the SDA2 approaches to 0 V. As a result, proper level shifting is established. M1 and M2 should be low threshold N-Ch power MOSFETs, such as FDV301N.




Figure 43. Level Shifting for Different Voltage Operation

RESISTANCE SCALING

The AD5171 offers $5~k\Omega$, $10~k\Omega$, $50~k\Omega$, and $100~k\Omega$ nominal resistances. For users who need to optimize the resolution with an arbitrary full range resistance, the following techniques can be used. By paralleling a discrete resistor (Figure 44), a proportionately lower voltage appears at Terminal A to Terminal B, which is applicable only to the voltage divider mode.

This translates into a finer degree of precision because the step size at Terminal W is smaller. The voltage can be found as

$$V_W(D) = \frac{(R_{AB} || R2)}{R3 + R_{AB} || R2} \times \frac{D}{64} \times V_{DD}$$
 (5)




Figure 44. Lowering the Nominal Resistance

For log taper adjustment, such as volume control, Figure 45 shows another way of resistance scaling. In this circuit, the smaller the R2 with respect to R_{AB} , the more it behaves like the pseudo log taper characteristic. The wiper voltage is simply

$$V_W(D) = \frac{(R_{WB} || R2)}{R_{WA} + R_{WB} || R2} \times V_I$$
 (6)




Figure 45. Resistor Scaling with Log Adjustment Characteristics

RESOLUTION ENHANCEMENT

The resolution can be doubled in the potentiometer mode of operation by using three digital potentiometers. Borrowed from ADI's patented RDAC segmentation technique, users can configure three AD5171s (Figure 46) to double the resolution. First, U3 must be parallel with a discrete resistor, R_P , which is chosen to be equal to a step resistance ($R_P = R_{AB}/64$). Adjusting U1 and U2 together forms the coarse 6-bit adjustment, and adjusting U3 alone forms the finer 6-bit adjustment. As a result, the effective resolution becomes 12-bit.




Figure 46. Doubling the Resolution

RDAC CIRCUIT SIMULATION MODEL

The internal parasitic capacitances and the external capacitive loads dominate the ac characteristics of the digital potentiometers. Configured as a potentiometer divider, the -3 dB bandwidth of the AD5171 (5 $k\Omega$ resistor) measures 1.5 MHz at half scale. Figure 14 to Figure 17 provide the large signal BODE plot characteristics of the four available resistor versions: 5 $k\Omega$, 10 $k\Omega$, 50 $k\Omega$, and 100 $k\Omega$. A parasitic simulation model is shown in Figure 47. Listing 1 provides a macro model net list for the 10 $k\Omega$ device.




Figure 47. Circuit Simulation Model for RDAC = $10 \text{ k}\Omega$

Listing 1. Macro Model Net List for RDAC

```
.PARAM D=64, RDAC=10E3

*

.SUBCKT DPOT (A,W,B)

*

CA A 0 25E-12

RWA A W {(1-D/64)*RDAC+60}

CW W 0 55E-12

RWB W B {D/64*RDAC+60}

CB B 0 25E-12
```

.ENDS DPOT

EVALUATION BOARD




Figure 48. Evaluation Board Schematic

The AD5171 evaluation board comes with a dual op amp AD822 and a $2.5~\rm V$ reference ADR03. Users can configure many building block circuits with minimum components needed. Figure 49 shows one of the examples. There is space available on the board where users can build additional circuits for further evaluations as shown in Figure 50.




Figure 49. Programmable Voltage Reference





Figure 50. Evaluation Board

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-178BA

Figure 51. 8-Lead Small Outline Transistor Package [SOT-23] (RJ-8) Dimensions shown in millimeters

ORDERING GUIDE

Model ¹	R _{AB} (kΩ)	Package Code	Package Description	Full Container Quantity	Branding
AD5171BRJ5-R2	5	RJ-8	SOT-23-8	250	D12
AD5171BRJ5-RL7	5	RJ-8	SOT-23-8	3000	D12
AD5171BRJZ5-R2 ²	5	RJ-8	SOT-23-8	250	D12
AD5171BRJZ5-R7 ²	5	RJ-8	SOT-23-8	3000	D12
AD5171BRJ10-R2	10	RJ-8	SOT-23-8	250	D13
AD5171BRJ10-RL7	10	RJ-8	SOT-23-8	3000	D13
AD5171BRJZ10-R2 ²	10	RJ-8	SOT-23-8	250	D13
AD5171BRJZ10-R7 ²	10	RJ-8	SOT-23-8	3000	D13
AD5171BRJ50-R2	50	RJ-8	SOT-23-8	250	D14
AD5171BRJ50-RL7	50	RJ-8	SOT-23-8	3000	D14
AD5171BRJZ50-R2 ²	50	RJ-8	SOT-23-8	250	D14
AD5171BRJZ50-R7 ²	50	RJ-8	SOT-23-8	3000	D14
AD5171BRJ100-R2	100	RJ-8	SOT-23-8	250	D15
AD5171BRJ100-RL7	100	RJ-8	SOT-23-8	3000	D15
AD5171BRJZ100-R2 ²	100	RJ-8	SOT-23-8	250	D15
AD5171BRJZ100-R7 ²	100	RJ-8	SOT-23-8	3000	D15
AD5171EVAL ³	10		Evaluation Board	1	

¹ Parts have a YWW or #YWW marking on the bottom of the package. # stands for Pb-free part. Y shows the year that the part was made, for example, Y = 5 for 2005. WW shows the work week that the part was made.

 $^{^{2}}$ Z = Pb-free part.

 $^{^3}$ The evaluation board is shipped with three pieces of 10 k Ω parts. Users should order extra samples or different resistance options if needed.

Λ	n E	4 -	11
Α	บว	1/	"

NOTES

AD5171		
NOTES		

Purchase of licensed I²C components of Analog Devices or one of its sublicensed Associated Companies conveys a license for the purchaser under the Philips I²C Patent Rights to use these components in an I²C system, provided that the system conforms to the I²C Standard Specification as defined by Philips.

© 2005 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners.

D03437-0-1/05(B)



www.analog.com