

FEATURES

- Single channel high voltage DAC
- 12-bit resolution
- Pin selectable 30 V or 60 V output range
- Integrated Precision Reference
- Low power serial interface with readback capability
- Integrated Temperature Sensor Alarm function
- Power-On Reset
- Wide operating temperature: -40°C to $+105^{\circ}\text{C}$

APPLICATIONS

- Programmable voltage source
- Programmable current source
- High Voltage LED Driver
- Receiver bias in optical communications

GENERAL DESCRIPTION

The AD5501 is a single channel, 12-bit, serial input, digital-to-analog converter with an on-chip high voltage output amplifier and an integrated precision reference. The DAC output voltage range is programmable via the range-select pin (R_SEL). If R_SEL is held high the DAC output range is 0V to 30 V. If R_SEL is held low the DAC output range is 0V to 60 V. The on-chip output amplifiers allow an output swing within the range of AGND + 0.2 V and V_{DD} - 0.5 V.

The AD5501 has a high-speed serial interface, which is compatible with SPI[®], QSPI[™], MICROWIRE[™], and DSP interface standards and can handle clock speeds of up to 30MHz. The serial interface offers the user the capability of both writing-to and reading-from most internal registers.

To reduce power consumption on power up, only the digital section of the AD5501 is powered up initially. This gives the user the ability to program the DAC registers to the required value while only consuming typically 23 μA of supply current. The AD5501 incorporates power-on-reset circuitry which ensures the DAC registers powers up in a known condition and remains there until a valid write to the device has taken place. The analog section is powered up by issuing a power-up

FUNCTIONAL BLOCK DIAGRAM




Figure 1.

command via the SPI interface. The AD5501 provides software-selectable output loads while in the power-down mode.

The AD5501 has an on-chip temperature sensor. If the temperature on the die exceeds 130°C the ALARM pin, an active low CMOS output pin, flags an alarm and the AD5501 enters a temperature power-down mode disconnecting the output amplifier thus removing the short circuit condition. The AD5501 remains in power down mode until a software power-up command is executed.

The AD5501 is available in a compact 16-lead TSSOP. The AD5501 is guaranteed to operate over the extended temperature range of -40°C to $+105^{\circ}\text{C}$.

Rev. Pr B

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

TABLE OF CONTENTS

Features	1	Power-down Mode	11
Applications	1	DAC Channel Architecture	11
Functional Block Diagram	1	V _{FB} Pin	11
General Description	1	Selecting The Output Range	11
Revision History	2	$\overline{\text{CLR}}$ Function	12
Specifications	3	$\overline{\text{LDAC}}$ Function	12
AC Characteristics	4	Temperature sensor	12
Timing Characteristics	5	Power Dissipation	12
Absolute Maximum Ratings	7	Serial Interface	13
Pin Configuration and Function Descriptions	8	Write Mode	13
Typical Performance Characteristics	9	Read mode	13
Terminology	10	Interfacing Examples	14
Theory of Operation	11	Outline Dimensions	15
Power-up State	11	Ordering Guide	15

REVISION HISTORY

SPECIFICATIONS

$V_{DD} = 10\text{ V to }62\text{ V}$; $V_{LOGIC} = 2.3\text{ V to }5.5\text{ V}$; $R_L = 60\text{ k}\Omega$; $C_L = 200\text{ pF}$; $-40^\circ\text{C} < T_A < +105^\circ\text{C}$, unless otherwise noted

Table 1.

Parameter	Min	Typ ¹	Max	Unit	Test Conditions / Comments
ACCURACY ²					
Resolution		12		Bits	
Differential Nonlinearity (DNL)	-1		1	LSB	
Integral Nonlinearity (INL)	-1		1	LSB	
V_{OUT} Temperature Coefficient ^{3,4}		50		ppm/ $^\circ\text{C}$	DAC-code = half scale
Zero Scale Error (V_{ZSE})			50	mV	
Zero Scale Error Drift		TBD		$\mu\text{V}/^\circ\text{C}$	
Full Scale Error (V_{FSE})			50	mV	
Full Scale Error Drift		TBD		$\mu\text{V}/^\circ\text{C}$	
Gain Error			± 0.03	% of FSR	
Gain Temperature Coefficient		TBD		ppm of FSR/ $^\circ\text{C}$	
OUTPUT CHARACTERISTICS					
Output Voltage Range ⁵	AGND + 0.2		$V_{DD} - 0.5$	V	
Short Circuit Current ^{4,6}		2		mA	
Capacitive Load Stability ⁴					
$R_L = \infty$			1	nF	
$R_L = 60\text{ k}\Omega$		TBD		nF	
Load Current ⁴	-1		1	mA	
Feedback Resistance ⁷			100	Ω	
DC Output Impedance ⁴			TBD	Ω	
DC Output Leakage		10		μA	
DIGITAL INPUTS					
Input Logic High (V_{IH})	2.0			V	JEDEC compliant
	1.8			V	$V_{LOGIC} = 4.5\text{ V to }5.5\text{ V}$
Input Logic Low (V_{IL})			0.8	V	$V_{LOGIC} = 2.3\text{ V to }3.6\text{ V}$
Input Current (I_{IL})			± 1	μA	$V_{LOGIC} = 2.3\text{ V to }5.5\text{ V}$
Input Capacitance (I_{IC}) ⁴		5		pF	
DIGITAL OUTPUTS					
Output High Voltage (V_{OH})	$V_{LOGIC} - 0.4\text{ V}$			V	$I_{SOURCE} = 200\mu\text{A}$
Output Low Voltage (V_{OL})			DGND + 0.4 V	V	$I_{SINK} = 200\mu\text{A}$
Three state Leakage Current	-1		1	μA	
Output Capacitance ⁴		5		pF	

Parameter	Min	Typ ¹	Max	Unit	Test Conditions / Comments
POWER SUPPLIES					
V _{DD}	10		62	V	Static conditions V _{IH} = V _{LOGIC} ; V _{IL} = DGND DAC output = full-scale
V _{LOGIC}	2.3		5.5	V	
Quiescent Supply Current (I _{QUIESCENT})		2.5	TBD	mA	
Logic Supply Current (I _{LOGIC})		1.5	50	μA	
DC PSRR		86		dB	
POWERDOWN MODE					
Supply current (I _{DD_PWD})					T _J = T _A + P _{TOTAL} X θ _{JA}
Software powerdown mode		23	50	μA	
Thermal shutdown mode		125	150	μA	
Junction Temperature (T _J) ⁶			130	°C	

¹ Typical specifications represent average readings at 25°C, V_{DD} = 30 V and V_{LOGIC} = 5 V.

² Valid in output voltage range of (V_{DD} - 0.5 V) to (AGND + 0.5 V). Outputs are unloaded.

³ Includes linearity, offset and gain drift.

⁴ Guaranteed by design and characterization. Not production tested.

⁵ The DAC architecture gives a fixed linear voltage output range of 0V to 30V if $\overline{R_SEL}$ is held high and 0V to 60V if $\overline{R_SEL}$ is held low. As the output voltage range is limited by output amplifier compliance. V_{DD} should be set to at least 0.5 V higher than the maximum output voltage to ensure compliance.

⁶ If the die temperature exceeds 130°C the AD5501 enters a temperature power-down mode putting the DAC outputs into a high impedance state thus removing the short circuit condition. Overheating caused by long term short circuit condition(s) is detected by an integrated thermal sensor. After power-down the AD5501 stays powered down until a software power-up command is executed.

⁷ Maximum resistance between V_{OUT} and V_{FB} pins.

AC CHARACTERISTICS

V_{DD} = 10 V to 62 V; V_{LOGIC} = 2.3 V to 5.5 V; R_L = 60kΩ; .C_L = 200pF; -40°C < T_A < +105°C, unless otherwise noted.

Table 2.

Parameter ^{1,2}	Min	Typ	Max	Unit	Conditions/Comments ³
Output Voltage Settling Time		35	45	μs	¼ to ¾ scale settling to ±1 LSB, R _L = 60kΩ
Slew Rate		TBD		V/μs	
Digital-to-Analog Glitch Energy		450		nV-s	1 LSB change around major carry in 60V mode
Glitch Impulse Peak Amplitude		200		mV	60V mode
Digital Feedthrough		TBD		nV-s	
Digital Crosstalk		TBD		nV-s	
Analog Crosstalk		TBD		nV-s	
AC PSRR		TBD		dB	100Hz to 500kHz
Peak-to-Peak Noise		65		μV p-p	0.1 Hz to 10 Hz
		60		nV/√Hz	DAC code = 0x800, 10 kHz
Output Noise		10		μV p-p	0.1 Hz to 10 Hz

¹ Guaranteed by design and characterization; not production tested.

² See the Terminology section.

³ Temperature range is -40°C to + 105°C, typical at 25°C.

TIMING CHARACTERISTICS

$V_{DD} = 30\text{ V}$, $V_{LOGIC} = 2.3\text{ V}$ to 5.5 V and $-40^{\circ}\text{C} < T_A < +105^{\circ}\text{C}$. All specifications T_{MIN} to T_{MAX} , unless otherwise noted.

Table 3.

Parameter	Limit ¹	Unit	Test Conditions/Comments
t_1^2	33	ns min	SCLK cycle time
t_2	10	ns min	SCLK high time
t_3	10	ns min	SCLK low time
t_4	10	ns min	$\overline{\text{SYNC}}$ falling edge to SCLK falling edge setup time
t_5	5	ns min	Data setup time
t_6	7.5	ns min	Data hold time
t_7	0	ns min	SCLK falling edge to $\overline{\text{SYNC}}$ rising edge
t_8	20	ns min	Minimum $\overline{\text{SYNC}}$ high time
t_9	9	ns min	$\overline{\text{SYNC}}$ rising edge to next SCLK falling edge ignore
t_{10}	TBD	ns min	SCLK falling edge to $\overline{\text{SYNC}}$ fall ignore
t_{11}	TBD	ns min	$\overline{\text{LDAC}}$ pulse width low
t_{12}	TBD	ns min	SCLK falling edge to $\overline{\text{LDAC}}$ rising edge
t_{13}	TBD	ns min	$\overline{\text{CLR}}$ pulse width low
t_{14}	TBD	ns min	SCLK falling edge to $\overline{\text{LDAC}}$ falling edge
t_{15}	TBD	ns typ	$\overline{\text{CLR}}$ pulse activation time
t_{16}	TBD	ns typ	$\overline{\text{ALARM}}$ clear time
t_{17}^3	45	ns max	SCLK rising edge to SDO valid
t_{18}^3	50	ns min	SCLK to SDO Data hold time
t_{19}	9	ns min	$\overline{\text{SYNC}}$ rising edge to SCLK rising edge ignore
t_{20}^4	TBD(20)	us max	Power-On-Reset time. (not shown)
t_{21}^5	TBD(200)	us max	Power-on time. (not shown)

¹ All input signals are specified with $t_r = t_f = 1\text{ ns/V}$ (10% to 90% of V_{DD}) and timed from a voltage level of $(V_{IL} + V_{IH})/2$.

² Maximum SCLK frequency is 30 MHz.

³ Under load conditions outlined in Figure 2

⁴ Time from V_{DD}/V_{LOGIC} supplies powered-up to when a digital interface command can be executed.

⁵ Time required from execution of power-on software command to when the DAC outputs have settled.





Figure 2. Load Circuit for SDO Timing Diagram


05500-002



- ¹ ASYNCHRONOUS LDAC UPDATE MODE
- ² SYNCHRONOUS LDAC UPDATE MODE
- ³ IN THE EVENT OF OVER-TEMPERATURE CONDITION

5501-003

Figure 3. Write Timing Diagram



5504-0004

Figure 4. Read Timing Diagram

ABSOLUTE MAXIMUM RATINGS

$T_A = 25^\circ\text{C}$, unless otherwise noted.

Table 4.

Parameter	Rating
V_{DD} to AGND	-0.3 V, +TBD V
V_{LOGIC} to DGND	-0.3 V to +7 V
V_{OUT} to AGND	-0.3 V to $V_{DD} + 0.3$ V
Digital Input to DGND	-0.3 V to $V_{LOGIC} + 0.3$ V
SDO Output to DGND	-0.3 V to $V_{LOGIC} + 0.3$ V
AGND to DGND	-0.3 V to + 0.3 V
Maximum Junction Temperature (T_j max)	150°C
Storage Temperature Range	-65°C to +150°C
Reflow Soldering	
Peak Temperature	260°C
Time at Peak Temperature	20 sec to 40 sec
Thermal Resistance Junction-to-Ambient θ_{JA} ¹	
16-lead TSSOP	112.60°C/W

¹ Thermal Resistance (JEDEC 4 layer (2S2P) board).

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL RESISTANCE

θ_{JA} is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 5. TSSOP Configuration

Table 5. Pin Function Descriptions

Pin No.	Mnemonic	Description
1	$\overline{\text{CLR}}$	Asynchronous Clear Input. The $\overline{\text{CLR}}$ input is falling edge sensitive. When $\overline{\text{CLR}}$ is low, all $\overline{\text{LDAC}}$ pulses are ignored. When $\overline{\text{CLR}}$ is activated, the Input register and the DAC register are set to 0x000 and the outputs to zero-scale.
2	$\overline{\text{SYNC}}$	Falling edge Synchronization signal. This is the frame synchronization signal for the input data. When $\overline{\text{SYNC}}$ goes low, it enables the input shift register and data is transferred in on the falling edges of the following clocks. The selected DAC register is updated following the 16th clock cycle unless $\overline{\text{SYNC}}$ is taken high before this edge, in which case the rising edge of $\overline{\text{SYNC}}$ acts as an interrupt, and the write sequence is ignored by the DAC.
3	SCLK	Serial Clock Input. Data is clocked into the input shift register on the falling edge of the serial clock input. Data can be transferred at rates up to 30 MHz.
4	SDI	Serial Data Input. This part has a 16-bit shift register. Data is clocked into the register on the falling edge of the serial clock input.
5	SDO	Serial Data Output. CMOS output. Serves as readback function for all DAC and Control registers. Data is clocked out on the rising edge of SCLK and is valid on the falling edge of SCLK.
6	DGND	Digital Ground Pin.
7	AGND	Analog Ground Pin.
8	$\overline{\text{LDAC}}$	Load DAC Input. Pulsing this pin low updates the DAC with the value in the Input register. If the $\overline{\text{LDAC}}$ pin is tied low the DAC output is updated automatically when data is written to the Input register.
9, 10	NC	Not Connected. These pins should be left unconnected.
11	V_{FB}	Voltage Feedback Pin. Feedback node for the output amplifier.
12	V_{OUT}	Buffered Analog Output Voltage from the DAC.
13	$\overline{\text{R_SEL}}$	Range Select Pin. Tying this pin to DGND selects a DAC output range of 0V to 60 V, alternatively tying $\overline{\text{R_SEL}}$ to VLOGIC select a DAC output range of 0V to 30 V.
14	V_{DD}	Positive Analog Power Supply; 10V to 62V for the specified performance. This pin should be decoupled with 0.1 μF ceramic capacitors and 10 μF capacitors.
15	$\overline{\text{ALARM}}$	An active low CMOS output pin. Flags an alarm if the temperature on the die exceeds 130°C.
16	V_{LOGIC}	Logic Power Supply; 2.3V to 5.5V. This pin should be decoupled with 0.1 μF ceramic capacitors and 10 μF capacitors.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 6




Figure 9




Figure 7




Figure 10




Figure 8

TERMINOLOGY

Relative Accuracy (Integral Nonlinearity)

For the DAC, relative accuracy, or integral nonlinearity (INL), is a measure of the maximum deviation in LSBs from a straight line passing through the endpoints of the DAC transfer function.

Differential Nonlinearity

Differential nonlinearity (DNL) is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of ± 1 LSB maximum ensures monotonicity. This DAC is guaranteed monotonic by design.

Zero-Code Error

Zero-code error is a measure of the output error when zero code (0x000) is loaded into the DAC register. Ideally, the output should be 0 V. The zero-code error is always positive in the AD5501, because the output of the DAC cannot go below 0 V. It is due to a combination of the offset errors in the DAC and output amplifier. Zero-code error is expressed in millivolts.

Gain Error

Gain error is a measure of the span error of the DAC. It is the deviation in slope of the DAC transfer characteristic from the ideal, expressed as a percentage of the full-scale range.

Zero-Code Error Drift

Zero-code error drift is a measure of the change in zero-code error with a change in temperature. It is expressed in $\mu\text{V}/^\circ\text{C}$.

Gain Error Drift

Gain error drift is a measure of the change in gain error with changes in temperature. It is expressed in (ppm of full-scale range)/ $^\circ\text{C}$.

Full-Scale Error

Full-scale error is a measure of the output error when full-scale code (0xFFFF) is loaded into the DAC register. Full-scale error is expressed in mV.

Digital-to-Analog Glitch Impulse

Digital-to-analog glitch impulse is the impulse injected into the analog output when the input code in the DAC register changes state. It is normally specified as the area of the glitch in nV-s and is measured when the digital input code is changed by 1 LSB at the major carry transition (TBD).

DC Power Supply Rejection Ratio (PSRR)

PSRR indicates how the output of the DAC is affected by changes in the supply voltage. PSRR is the ratio of the change in V_{OUT} to a change in V_{DD} for full-scale output of the DAC. It is measured in decibels. V_{DD} is DC varied $\pm 10\%$.

AC Power Supply Rejection Ratio (PSRR)

PSRR indicates how the output of the DAC is affected by changes in the supply voltage. PSRR is the ratio of the change in V_{OUT} to a change in V_{DD} for full-scale output of the DAC. It is measured in decibels. V_{DD} is AC varied $\pm 10\%$.

Digital Feedthrough

Digital feedthrough is a measure of the impulse injected into the analog output of the DAC from the digital input pins of the device, but is measured when the DAC is not being written to ($\overline{\text{SYNC}}$ held high). It is specified in nV-s and measured with a full-scale change on the digital input pins, that is, from all 0s to all 1s or vice versa.

THEORY OF OPERATION

The AD5501 contains a 12-bit DAC, an output amplifier and a precision reference in a single package. The architecture of the DAC channel consists of a 12-bit resistor-string DAC followed by an output buffer amplifier. The part operates from a single supply voltage of 10V to 62V. The DAC output voltage range is selected via the range-select, R_SEL , pin. The DAC output range is 0V to 30 V if R_SEL is held high and 0V to 60 V if R_SEL is held low. Data is written to the AD5501 in a 16-bit word format (see Table 7), via a serial interface.

POWER-UP STATE

On power-up, the Power-on-Reset circuitry clears the bits of the Control register (see Table 9) to 0. This ensures that the analog section is initially powered down, which helps reduce power consumption, and that the thermal shutdown mode is enabled but not activated. This allows the user to program the DAC register to the required value while typically consuming only TBD μ A of supply current. The power-on-reset circuitry also ensures that the input and DAC registers power up in a known condition, 0x000, and remain there until a valid write to the device has taken place. The analog section can be powered up by setting bit C2 of the Control register to 1.

POWER-DOWN MODE

The DAC channel can be powered up or powered down by programming bit C2 in the Control register (see Table 9). When the DAC channel is powered down the associated analog circuitry is turned off to reduce power consumption. The digital section of the AD5501 remains powered up. The output of the DAC amplifier can be three-stated or connected to AGND via an internal 20k Ω resistor depending on the state of bit C6 in the Control register. The power-down mode does not change the contents of the DAC register. This ensures that the DAC channel returns to its previous voltage when the power-down bit is set to 1. The AD5501 also offers the user the flexibility of updating the DAC registers during power-down. The Control register can be read back at any time to check the status of the bits.

DAC CHANNEL ARCHITECTURE

The architecture of the DAC channel consists of a 12-bit resistor-string DAC followed by an output buffer amplifier (see Figure 11). The resistor-string section is simply a string of resistors, each of value R, from V_{REF} , generated by the precision reference, to AGND. This type of architecture guarantees DAC monotonicity. The 12-bit binary digital code loaded to the DAC register determines at which node on the string the voltage is tapped off before being fed into the output amplifier. The data format for the AD5501 is straight binary as shown in Table 6. The output amplifier multiplies the DAC output voltage to give a fixed linear voltage output range of 0 to 60 V if $R_SEL=0$ or 0 to 30 V if $R_SEL=1$. Each output amplifier is capable of driving a 40k Ω load while allowing an output swing within the range of $AGND + TBDV$ and $V_{DD} - TBDV$.

As the DAC architecture gives a fixed voltage output range of 0V to 30 V or 0V to 60 V the user should set V_{DD} to at least 30.5 V or 60.5 V to use the maximum DAC resolution.




Figure 11. DAC Channel Architecture

Table 6. DAC Data Format

DAC Value	Output Voltage	
	30 V Mode	60 V Mode
0b0000 0000 0000	0.000000000	0.000000000
0b0000 0000 0001	0.007324219	0.014648438
0b0000 0000 0010	0.014648438	0.029296875
0b0111 1111 1111	14.99267578	29.98535156
0b1000 0000 0000	15.000000000	30.000000000
0b1111 1111 1110	29.98535156	59.97070313
0b1111 1111 1111	29.99267578	59.98535156

V_{FB} PIN

The voltage feedback pin (V_{FB}) is part of the feedback loop of the gain amplifier. It should be connected to the V_{OUT} pin in a force-sense configuration, as shown in Figure 12, to compensate for any voltage drop between the V_{OUT} pin and the load. The resistance between the V_{OUT} and V_{FB} pins should not exceed 100 Ω .




Figure 12. V_{FB} and V_{OUT} force-sense configuration

SELECTING THE OUTPUT RANGE

The output range of the DAC is selected by the R_SEL pin. When the R_SEL pin is connected to logic 1 the DAC output voltage can be set between 0V and 30 V. When the R_SEL pin is connected to logic 0 the DAC output voltage can be set between 0V and 60 V. The state of R_SEL can be changed any time when the serial interface is not being used, i.e. not during a read or write operation. When the R_SEL pin is changed, the voltage on the output pin remains the same until the next write to the DAC register (and $LDAC$ is brought low). For example, if the user writes 0x800 to the DAC register when in 30 V mode (R_SEL

=1) the output voltage is 15 V (assuming $\overline{\text{LDAC}}$ is low or has been pulsed low). When the user switches to 60 V mode ($\text{R_SEL}=0$) the output stays at 15 V until the user writes a new value to the DAC register. $\overline{\text{LDAC}}$ must be low or be pulsed low for the output to change.

CLR FUNCTION

The AD5501 has a hardware $\overline{\text{CLR}}$ pin that is an asynchronous clear input. The $\overline{\text{CLR}}$ input is falling edge sensitive. Bringing the $\overline{\text{CLR}}$ line low clears the contents of the Input register and the DAC registers to 0x000. The $\overline{\text{CLR}}$ pulse activation time, i.e. the falling edge of $\overline{\text{CLR}}$ to when the output starts to change, is typically TBD ns.

LDAC FUNCTION

The DAC output can be updated using the hardware $\overline{\text{LDAC}}$ pin. $\overline{\text{LDAC}}$ is normally high. On the falling edge of $\overline{\text{LDAC}}$ data is copied from the Input register to the DAC register and the DAC output is updated (Asynchronous update mode, see Figure 3). If the $\overline{\text{LDAC}}$ is kept low or is low on the falling edge of the 16th SCLK the DAC register and DAC output are updated automatically when new data is received in the Input register (Synchronous update mode, see Figure 3).

TEMPERATURE SENSOR

The AD5501 can be programmed to enter thermal shutdown mode if the temperature on the die exceeds 130°C. Setting Bit 1 of the Control register (see Table 9) to 0 enables this function (enabled by default on power-up). In thermal shutdown mode the analog section of the device is powered down, the DAC

outputs are disconnected but the digital section remains operational, which is equivalent to setting the power-down bit in the Control register. To indicate that the AD5501 has entered temperature shutdown mode, bit 0 of the Control register is set to 1 and the $\overline{\text{ALARM}}$ pin goes low. The AD5501 remains in temperature shutdown mode with bit 0 set to 1 and the $\overline{\text{ALARM}}$ pin low, even if the die temperature falls, until bit 0 in the Control register is cleared to 0.

POWER DISSIPATION

Drawing current from the V_{OUT} pin causes a temperature rise in the die and package of the AD5501. The die temperature (T_{J}) should not exceed 130°C for normal operation. If bit 1 of the Control register is set and the die temperature exceeds 130°C the AD5501 enters thermal shutdown mode as described in the previous section. The amount of heat generated can be calculated using the formula

$$T_{\text{J}} = T_{\text{A}} + (P_{\text{TOTAL}} \times \theta_{\text{JA}})$$

Where:

T_{J} is the package junction temperature

T_{A} is the ambient temperature

P_{TOTAL} is the total power being consumed by the AD5501

θ_{JA} is the thermal impedance of the AD5501 package (see the Absolute Maximum Ratings for this value).

SERIAL INTERFACE

The AD5501 has a serial interface ($\overline{\text{SYNC}}$, SCLK, SDI and SDO), which is compatible with SPI standards, as well as most DSPs. The AD5501 allows writing of data, via the serial interface, to the Input and Control registers. The DAC register is not directly writeable or readable.

The input shift register is 16 bits wide (see Table 7). The 16-bit word consists of one read/write ($\overline{\text{R/W}}$) control bit, followed by three address bits and twelve DAC data bits. Data is loaded MSB first.

WRITE MODE

To write to a register the $\overline{\text{R/W}}$ bit should be 0. The three address bits then determine the register to update. The address bits (A2-A0) should be 001 to write to the DAC Input register or 111 to write to the Control register (see Table 8). Data is clocked into the selected register during the remaining twelve clocks of the same frame. Figure 3 shows a timing diagram of a typical AD5501 write sequence. The write sequence begins by bringing the $\overline{\text{SYNC}}$ line low. Data on the SDI line is clocked into the 16-bit shift register on the falling edge of SCLK. On the 16th falling clock edge, the last data bit is clocked in and the programmed function is executed (that is, a change in the selected DAC Input register or a change in the mode of operation). The AD5501 does not require a continuous SCLK and dynamic power can be saved by only transmitting clock pulses during a serial write. At this stage, the $\overline{\text{SYNC}}$ line can be kept low or be brought high. In either case, it must be brought high for a minimum of 20 ns before the next write sequence so that a falling edge of $\overline{\text{SYNC}}$ can initiate the next write sequence. All interface pins should be operated at close to the supply rails to minimize power consumption in the digital input buffers.

READ MODE

The AD5501 allows data readback via the serial interface from the DAC Input register and the Control register. In order to read back a register, it is first necessary to tell the AD5501 that a readback is required. This is achieved by setting the $\overline{\text{R/W}}$ bit to 1. The three address bits then determine the register from which data is to be read back. Data from the selected register is clocked out of the SDO pin on the next twelve clocks of the same frame.

The SDO pin is three-stated or connected to DGND via a 20kΩ resistor (as determined by bit C6 of the Control register) but becomes driven on the rising edge of the fifth clock pulse. The pin remains driven until the registers data has been clocked out or the $\overline{\text{SYNC}}$ pin is returned high. Figure 4 shows the timing requirements during a read operation. Note that due to timing requirements of t_{17} TBD(25ns) the maximum speed of the SPI interface during a read operation should not exceed 20MHz

Table 7. Input Register Format

DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
$\overline{\text{R/W}}$	A2	A1	A0	Data											

Table 8. Input Register Bit Functions

Bit	Description			
$\overline{\text{R/W}}$	Indicates a read from or a write to the addressed register.			
A2,A1,A0	These bits determine if the Input register or the Control register is to be accessed.			
	A2	A1	A0	Function/Address
	0	0	0	NOP ¹
	0	0	1	DAC Input register
	0	1	0	Reserved
	0	1	1	Reserved
	1	0	0	Reserved
	1	0	1	Reserved
	1	1	0	Reserved
	1	1	1	Control register
D11:D0	Data Bits			

¹ No Operation Command

Table 9. Control Register Functions

DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0 ¹
R/W	1	1	1	X	X	X	X	X	C6	C5	C4	C3	C2	C1	C0

- C0 = 0 : device is not in thermal shutdown mode
- C0 = 1 : thermal shutdown mode activated
- C1 = 0 : enable temp shutdown(Default)
- C1 = 1 : disable temp shutdown
- C2 = 0 : DAC channel power-down (Default)
- C2 = 1 : DAC channel power-up
- C3 to C5: Reserved. These bits should be 0 when writing to the Control register
- C6 = 0 : Output connected to AGND through a 20kΩ resistor (Default)
- C6 = 1 : Output is three-stated

¹ Read only bit. This bit should be 0 when writing to the Control register

INTERFACING EXAMPLES

The SPI interface of the AD5501 is designed to allow the it to be easily connected to industry-standard DSPs and microcontrollers. Figure 13 shows how the AD5501 can be connected to the Analog Devices, Inc., Blackfin® DSP. The Blackfin has an integrated SPI port that can be connected directly to the SPI pins of the AD5501, as well as programmable input/output pins that can be used to set or read the state of the digital input or output pins associated with the interface.




Figure 13. Interfacing to a Blackfin DSP

The Analog Devices ADSP-21065L is a floating point DSP with two serial ports (SPORTs). Figure 14 shows how one SPORT can be used to control the AD5501. In this example, the transmit frame synchronization (TFS) pin is connected to the receive frame synchronization (RFS) pin. The transmit and receive clocks (TCLK and RCLK) are also connected together. The user can write to the AD5501 by writing to the transmit register. If a read operation is being performed the data is clocked out of the AD5501 on the last 12 SCLKs. The DSP receive interrupt can be used to indicate when the read operation is complete.





Figure 14. Interfacing to an ADSP-21065L DSP

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-153-AB

Figure 15. 16-Lead Thin Shrink Small Outline Package [TSSOP] (RU-16)
Dimensions shown in millimeters