

High-Performance Driver/Comparator Active Load on a Single Chip

AD53509

FEATURES

250 MHz Operation
Driver/Comparator and Active Load Included
On-Chip Schottky Diode Bridge
52-Lead LQFP Package with Built-In Heat Sink

APPLICATIONS
Automatic Test Equipment
Semiconductor Test Systems
Board Test Systems
Instrumentation and Characterization Equipment

PRODUCT DESCRIPTION

The AD53509 is a single chip that performs the pin electronics functions of driver, comparator and active load in ATE VLSI and memory testers. In addition, a Schottky diode bridge for the active load and a VCOM buffer are included internally.

The driver is a proprietary design that features three active states: Data High Mode, Data Low Mode and Term Mode as well as an Inhibit State. This facilitates the implementation of high speed active termination. The output voltage range is -2 V to +7 V to accommodate a wide variety of test devices. The output leakage is typically less than 250 nA over the entire signal range.

The dual comparator, with an input range equal to the driver output range, features built-in latches and ECL-compatible outputs. The outputs are capable of driving 50 Ω signal lines terminated to -2 V. Signal tracking capability is upwards of 5 V/ns.


The active load can be set for up to 40 mA load current with less than a 10 μ A linearity error through the entire set range. I_{OH}, I_{OL} and the buffered VCOM are independently adjustable. On-board Schottky diodes provide high speed switching and low capacitance.

Also included on the chip is an on-board temperature sensor whose purpose is to give an indication of the surface temperature of the DCL. This information can be used to measure θ_{JC} and θ_{JA} or flag an alarm if proper cooling is lost. Output from the sensor is a current sink that is proportional to absolute temperature. The gain is trimmed to a nominal value of 1.0 $\mu A/K$. As an example, the output current can be sensed by using a 10 k Ω resistor connected from 10 V to the THERM (IOUT) pin. A voltage drop across the resistor will be developed that equals: $10K\times 1~\mu A/K=10~mV/K=2.98~V$ at room temperature.

REV. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

FUNCTIONAL BLOCK DIAGRAM



One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 World Wide Web Site: http://www.analog.com Fax: 781/326-8703 © Analog Devices, Inc., 2000

AD53509—SPECIFICATIONS DRIVER SPECIFICATIONS

(All specifications are at $T_J = 85^{\circ}\text{C} \pm 5^{\circ}\text{C}$, $V_S = 11 \text{ V} \pm 3\%$, $-V_S = -6 \text{ V} = \pm 3\%$ unless otherwise noted. All temperature coefficients are measured at $T_J = 75^{\circ}\text{C}$ to 95°C .)

Parameter	Min	Typ	Max	Unit	Test Conditions
DIFFERENTIAL INPUT CHARACTERISTICS	;				
(DATA to \overline{DATA} , IOD to \overline{IOD} , RLD to \overline{RLD})					
Input Voltage	-2		+3	V	
Differential Input Range			2	V	All Digital Inputs Within a 2 V Range
Bias Current	-250		+250	μА	$V_{IN} = -2 \text{ V}, +3 \text{ V}$
REFERENCE INPUTS					
Bias Currents	-50		+50	μА	V_L , V_H , $V_T = 5 V$
OUTPUT CHARACTERISTICS					
Logic High Range	-2		+7	V	DATA = H, $V_H = -2 \text{ V to } +7 \text{ V}, V_L = -2 \text{ V}, V_T = 0 \text{ V}$
Logic Low Range	-2		+6	V	DATA = L, $V_L = -2 \text{ V}$ to +6 V, $V_H = 7 \text{ V}$, $V_T = 0 \text{ V}$
Amplitude (V_H and V_L)	0.1		9	V	$V_L = 0.0 \text{ V}, V_H = 0.1 \text{ V}, V_T = 0 \text{ V}$
Absolute Accuracy					$V_L = -2 \text{ V}, V_H = +7 \text{ V}, V_T = 0 \text{ V}$
V _H Offset	-50		+50	mV	DATA = H, $V_H = 0 \text{ V}$, $V_L = -2 \text{ V}$, $V_T = -1 \text{ V}$
V _H Gain + Linearity Error	0.3 - 5		+0.3 + 5	$\%$ of $V_H + mV$	DATA = H, $V_H = -1 V$ to +7 V, $V_L = -2 V$, $V_T = -2 V$
V_L Offset	-50		+50	mV	DATA = L, $V_L = 0 V$, $V_H = 5 V$, $V_T = 3 V$
V _L Gain + Linearity Error	-0.3 - 5		+0.3 + 5	$\%$ of V_L + mV	DATA = L, $V_L = -2 \text{ V to } +6 \text{ V}, V_H = 7 \text{ V}, V_T = 7 \text{ V}$
Offset TC		0.5		mV/°C	$V_L = -2 \text{ V}, V_H = 0 \text{ V}, V_T = -1 \text{ V} (V_H \text{ Offset})$
					$V_L = 0 \text{ V}, V_H = 5 \text{ V}, V_T = 3 \text{ V} (V_L \text{ Offset})$
Output Resistance					
$V_H = -2 V$	44	46	48	Ω	$V_L = -2 \text{ V}, V_T = 0 \text{ V}, I_{OUT} = 0, +1, +30 \text{ mA}$
$V_H = +7 V$	44	46	48	Ω	$V_L = -1 \text{ V}, V_T = 0 \text{ V}, I_{OUT} = 0, -1, -30 \text{ mA}$
$V_L = -2 V$	44	46	48	Ω	$V_H = 6 \text{ V}, V_T = 0 \text{ V}, I_{OUT} = 0, 1, 30 \text{ mA}$
$V_L = +6 \text{ V}$	44	46	48	Ω	$V_H = 7 \text{ V}, V_T = 0 \text{ V}, I_{OUT} = 0, -1, -30 \text{ mA}$
$V_H = +3 \text{ V}$		46		Ω	$V_L = 0 \text{ V}, V_T = 0 \text{ V}, I_{OUT} = -30 \text{ mA (Trim Point)}$
Dynamic Current Limit		>100		mA	$C_{BYP} = 39 \text{ nF}, V_H = 6 \text{ V}, V_L = -2 \text{ V}, V_T = 0 \text{ V}$
Static Current Limit	-85		+85	mA	Output to -2 V , $V_H = 7 \text{ V}$, $V_L = -1 \text{ V}$, $V_T = 0 \text{ V}$
					DATA = H and Output to 7 V, $V_H = 6 \text{ V}$,
					$V_L = -2 V$, $V_T = 0 V$, DATA = L
$ m V_{TERM}$					
Voltage Range	-2		+7	V	TERM MODE, $V_T = -2 \text{ V to } +7 \text{ V}, V_L = 0 \text{ V}, V_H = 3 \text{ V}$
$ m V_{TERM}$ Offset	-50		+50	mV	TERM MODE, $V_T = 0 \text{ V}$, $V_L = 0 \text{ V}$, $V_H = 3 \text{ V}$
V _{TERM} Gain + Linearity Error	-0.3 + 10		+0.3 +10	% of V _{SET} + mV	TERM MODE, $V_T = -2 \text{ V to } +7 \text{ V}, V_L = 0 \text{ V}, V_H = 3 \text{ V}$
Offset TC		0.5		mV/°C	$V_T = 0 \text{ V}, V_L = 0 \text{ V}, V_H = 3 \text{ V}$
Output Resistance	44	46	49	Ω	$I_{OUT} = +30 \text{ mA}, +1.0 \text{ mA}, V_T = -2.0 \text{ V}, V_H = 3 \text{ V}, V_L = 0 \text{ V}$
•					$I_{OUT} = -30 \text{ mA}, -1.0 \text{ mA}, V_T = +7.0 \text{ V}, V_H = 3 \text{ V}, V_L = 0 \text{ V}$
					$I_{OUT} = \pm 30 \text{ mA}, \pm 1.0 \text{ mA}, V_T = 0 \text{ V}, V_H = 3 \text{ V}, V_L = 0 \text{ V}$
DYNAMIC PERFORMANCE, (V _H AND V _L)					
Propagation Delay Time		1.5		ns	Measured at 50%, $V_H = +400 \text{ mV}$, $V_L = -400 \text{ mV}$,
					$V_{\rm T} = 0 \text{ V}$
Propagation Delay TC		2		ps/°C	Measured at 50%, $V_H = +400 \text{ mV}$, $V_L = -400 \text{ mV}$,
					$V_T = 0 V$
Delay Matching, Edge to Edge		<100		ps	Measured at 50%, $V_H = +400 \text{ mV}$, $V_L = -400 \text{ mV}$, $V_T = 0 \text{ V}$
Rise and Fall Times					v _T - v v
1 V Swing		0.42		ns	Measured 20%–80%, $V_L = 0 \text{ V}$, $V_H = 1 \text{ V}$, $V_T = 0 \text{ V}$
3 V Swing		0.75		ns	Measured 20%–80%, $V_L = 0 \text{ V}$, $V_H = 3 \text{ V}$, $V_T = 0 \text{ V}$
5 V Swing		1.65		ns	Measured 10%–90%, $V_L = 0 \text{ V}$, $V_H = 5 \text{ V}$, $V_T = 0 \text{ V}$
9 V Swing		3.0		ns	Measured 10%–90%, $V_L = -2 \text{ V}$, $V_H = 7 \text{ V}$, $V_T = 0 \text{ V}$
Rise and Fall Time Temperature Coefficient					
1 V Swing		±1		ps/°C	Measured 20%–80%, $V_L = 0 \text{ V}$, $V_H = 1 \text{ V}$
3 V Swing		±2		ps/°C	Measured 20%–80%, $V_L = 0 \text{ V}$, $V_H = 3 \text{ V}$
5 V Swing		± 4		ps/°C	Measured 10%–90%, $V_L = 0 \text{ V}$, $V_H = 5 \text{ V}$
Overshoot and Preshoot		<3 + 50)	% of Step + mV	V_L , $V_H = -0.1 \text{ V}$, 0.1 V , V_L , $V_H = 0.0 \text{ V}$, 1.0 V
					V_L , $V_H = 0.0 \text{ V}$, 3.0 V, V_L , $V_H = 0.0 \text{ V}$, 5.0 V
					$V_L, V_H = -2.0 \text{ V}, 7.0 \text{ V}$
Settling Time					
to 15 mV		<50		ns	$V_L = 0 \text{ V}, V_H = 0.5 \text{ V}, V_T = -2 \text{ V}$
to 4 mV		<10		μs	$V_L = 0 \text{ V}, V_H = 0.5 \text{ V}, V_T = -2 \text{ V}$

Parameter	Min Typ	Max	Unit	Test Conditions
Delay Change vs. Pulsewidth	50		ps	$V_L = 0 \text{ V}, V_H = 2 \text{ V}, \text{ Pulsewidth} = 2.5 \text{ ns}/7.5 \text{ ns}, 30 \text{ ns}/90 \text{ ns}$
Minimum Pulsewidth				
3 V Swing	1.4		ns	$V_L = 0 \text{ V}, V_H = 3 \text{ V}, 90\% (2.7 \text{ V}) \text{ Reached, Measure @ 50%}$
5 V Swing	2.0		ns	$V_L = 0 \text{ V}, V_H = 5 \text{ V}, 90\% (4.5 \text{ V}) \text{ Reached, Measure } @ 50\%$
Toggle Rate	250		MHz	$V_L = 0 \text{ V}, V_H = 5 \text{ V}, VDUT > 3.0 \text{ V p-p}$
DYNAMIC PERFORMANCE, INHIBIT				
Delay Time, Active to Inhibit	3.3		ns	Measured at 50%, $V_H = +2 \text{ V}$, $V_L = -2 \text{ V}$, $V_T = 0 \text{ V}$
Delay Time, Inhibit to Active	2.9		ns	Measured at 50%, $V_H = +2 \text{ V}$, $V_L = -2 \text{ V}$, $V_T = 0 \text{ V}$
Delay Time Matching (Z)	<2		ns	Z = Delay Time Active to Inhibit Test (Above)—
				Delay Time Inhibit to Active Test (Above)
				(Of Worst Two Edges)
I/O Spike	150		mV, p-p	$V_{H} = 0 \text{ V}, V_{L} = 0 \text{ V}, V_{T} = 0 \text{ V}$
Rise, Fall Time, Active to Inhibit	1.6		ns	$V_{\rm H}$ = +2 V, $V_{\rm L}$ = -2 V (Measured 20%/80% of 1 V Output)
Rise, Fall Time, Inhibit to Active	1.4		ns	$V_{H} = +2 \text{ V}, V_{L} = -2 \text{ V} \text{ (Measured 20\%/80\% of 1 V Output)}$
DYNAMIC PERFORMANCE , V _{TERM}				
Delay Time, V _H to V _{TERM} , V _L to V _{TERM}	2.5		ns	Measured at 50%, $V_L = -1 V$, $V_H = +1 V$, $V_{TERM} = 0 V$
Delay Time, V _{TERM} to V _H and V _{TERM} to V _L	2.5		ns	Measured at 50%, $V_L = V_H = +0.4 \text{ V}$, $V_{TERM} = -0.4 \text{ V}$
Overshoot and Preshoot	<3.0 + 7	' 5	% of Step + mV	V_H/V_L , $V_{TERM} = (0 \text{ V}, -1 \text{ V}), (0 \text{ V}, -2.0 \text{ V}),$
				(0 V, 6.0 V)
V _{TERM} Mode Rise Time	2.2		ns	$V_L = -2 \text{ V}, V_H = +2 \text{ V}, V_{TERM} = 0 \text{ V}, 20\%-80\%$
V _{TERM} Mode Fall Time	2.2		ns	$V_L = -2 \text{ V}, V_H = +2 \text{ V}, V_{TERM} = 0 \text{ V}, 20\%-80\%$
PSRR, DRIVE or TERM Mode	35		dB	$V_S = V_S \pm 3\%$

Specifications subject to change without notice.

COMPARATOR SPECIFICATIONS

(All specifications are at $T_J=85^{\circ}C\pm5^{\circ}C$. [Outputs terminated in 150 Ω to GND, $+V_S=11~V\pm3\%$ $-V_S=6~V\pm3\%$, VCCO = 3.3 V unless otherwise specified.] All temperatures coefficients are measured at $T_J=75^{\circ}C$ to 95°C.)

Parameter	Min	Typ	Max	Unit	Test Conditions
DC INPUT CHARACTERISTICS					
Offset Voltage (V _{OS})	-25		+25	mV	CMV = 0 V
Offset Voltage (Drift)		50		μV/°C	CMV = 0 V
HCOMP, LCOMP Bias Current	-50		+50	μA	$V_{IN} = 0 V$
Voltage Range (V _{CM})	-2		+7.0	V	
Differential Voltage (V _{DIFF})			9.0	V	
Gain and Linearity	-0.05		+0.05	% FSR	$V_{IN} = -2 \text{ V to } +7 \text{ V } (9 \text{ V FSR})$
LATCH ENABLE INPUTS					
Logic "1" Current (I _{IH})			250	μΑ	LEA, $\overline{\text{LEA}}$, LEB, $\overline{\text{LEB}} = +3 \text{ V}$
Logic "0" Current (I _{IL})	-250			μA	LEA, $\overline{\text{LEA}}$, LEB, $\overline{\text{LEB}} = -2 \text{ V}$
Logic Input Range	-2		+3	V	
DIGITAL OUTPUTS					
Logic "1" Voltage (V _{OH})	VCCO - 0.98			V	Q or \overline{Q} , 16.7 mA Load
Logic "0" Voltage (V _{OL})			VCCO - 1.5	V	Q or \overline{Q} , 10 mA Load
Slew Rate		1		V/ns	
VCCO Range	0		8	V	
SWITCHING PERFORMANCE					
Propagation Delay					
Input to Output		1.8		ns	$V_{IN} = 2 V p-p,$
Latch Enable to Output		2		ns	HCOMP = 1 V, LCOMP = 1 V
Propagation Delay Temperature Coefficient		2		ps/°C	
Propagation Delay Change with Respect to					
Slew Rate: 0.5 V, 1.0 V, 3.0 V/ns		<±100		ps	$V_{IN} = 0 V \text{ to } 5 V$
Slew Rate: 5.0 V/ns		<±350		ps	$V_{IN} = 0 V \text{ to } 5 V$
Amplitude: 1.0 V, 3.0 V, 5.0 V		<±200		ps	$V_{IN} = 1.0 \text{ V/ns}$
Equivalent Input Rise Time		450		ps	$V_{IN} = 0 \text{ V to } 3 \text{ V}, 3 \text{ V/ns}$
Pulsewidth Linearity		<±200		ps	$V_{IN} = 0 \text{ V to } 3 \text{ V}, 3 \text{ V/ns}, PW = 3 \text{ ns}-8 \text{ ns}$
Settling Time		25		ns	Settling to ± 8 mV, $V_{IN} = 1$ V to 0 V
Latch Timing					
Input Pulsewidth		1.68		ns	
Setup Time		1.0		ns	
Hold Time		1.1		ns	
Hysteresis		6		mV	Latch Inputs Programmed for Hysteresis

Specifications subject to change without notice.

AD53509-SPECIFICATIONS

ACTIVE LOAD SPECIFICATIONS

(All specifications are at $T_J = 85^{\circ}\text{C} \pm 5^{\circ}\text{C}$, $+V_S = 11 \text{ V} \pm 3\%$, $-V_S = -6 \text{ V} = \pm 3\%$ unless otherwise noted. All temperature coefficients are measured at $T_J = 75^{\circ}\text{C}$ to 95°C.)

Parameter	Min	Тур	Max	Unit	Test Conditions
INPUT CHARACTERISTICS					
INHL, INHL					
Input Voltage	-2		+3	v	$IOHC = 1 \text{ V}, IOLC = 1 \text{ V}, VCOM = 2 \text{ V}, OUT_L = 0 \text{ V}$
Bias Current	-250		250	μA	$INHL$, $\overline{INHL} = -2 \text{ V}$, $+3 \text{ V}$
IOHC Current Program Range				ļ .	
IOH = 0 mA to -40 mA	0		4	v	OUT $L = -0.7 \text{ V}, +7 \text{ V}$
IOLC Current Program Range					_ ,
IOL = 0 mA to +40 mA	0		4	v	OUT $L = -2 \text{ V}, +5.7 \text{ V}$
IOHC, IOLC Input Bias Current	-300		+300	μA	IOLC = 0 V, 4.0 V and IOHC = 0 V, 4.0 V
IOLRTN, IOHRTN Range	-2		+7	v	$IOL = +40 \text{ mA}, IOH = -40 \text{ mA}, OUT_L = -2 \text{ V}, +7 \text{ V}$
VDUT Range	-2		+7	v	IOL = +40 mA, $IOH = -40 mA$, $IOUT L-VCOMI > 1.3 V$
VDUT Range, IOH = 0 mA to -40 mA	-0.7		+7	V	OUT_L-VCOM > 1.3 V
VDUT Range, IOL = 0 mA to +40 mA	-2		+5.7	V	VCOM-VDUT > 1.3 V
VCOMI Input Range	-2		+7	V	IOL = +40 mA, IOH = -40 mA
OUTPUT CHARACTERISTICS					
Accuracy					
Absolute Accuracy Error, Load Current	-0.3 - 10	0	+0.3 + 100	% I _{SET} + μA	IOL, IOH = $25 \mu A$ – $40 mA$, VCOM = $0 V$, OUT_L = $\pm 2 V$ and
					IOL = $25 \mu A-40 \text{ mA}$, VCOM = $+7 \text{ V}$, OUT_L = $+5.7 \text{ V}$ and
					IOH = 25 μ A-40 mA, VCOM = -2 V, OUT_L = -0.7 V
VCOM Buffer					
Offset Error	-50		+50	mV	IOL , $IOH = 40 \text{ mA}$, $VCOMI = 0 \text{ V}$, $OUT_L = VCOM$
Bias Current	-10	+1	+10	μΑ	VCOMI = 0 V, OUT_L = VCOM
Gain Error	-0.2		+0.2	%	IOL, IOH = 40 mA , VCOMI = -1 V to $+6 \text{ V}$,
					VOUT = VCOM
Linearity Error	-10		+10	mV	IOL, IOH = 40 mA , VCOMI = -1 V to $+6 \text{ V}$,
					VOUT = VCOM
Output Current TC		<±2		μA/°C	Measured at IOH, IOL = 200 μA
DYNAMIC PERFORMANCE					
Propagation Delay					
±I _{OUT} to Inhibit		1.9		ns	$VCOM = \pm 2 \text{ V}, IOL = +20 \text{ mA}, IOH = -20 \text{ mA}$
Inhibit to ±I _{OUT}		2.8		ns	$VCOM = \pm 2 \text{ V}$, $IOL = +20 \text{ mA}$, $IOH = 20 \text{ mA}$
Propagation Delay Matching		<1.8		ns	
I/O Spike		240		mV	VCOM = 0 V, IOL = +20 mA, IOH = -20 mA
Settling Time to 15 mV		< 50		ns	$IOL = +20 \text{ mA}$, $IOH = -20 \text{ mA}$, 50Ω Load, to $\pm 15 \text{ mV}$
Settling Time to 4 mV		<10		μs	$IOL = +20 \text{ mA}$, $IOH = -20 \text{ mA}$, 50Ω Load, to $\pm 4 \text{ mV}$

Specifications subject to change without notice.

TOTAL FUNCTION SPECIFICATIONS

(All specifications are at $T_J = 85^{\circ}\text{C} \pm 5^{\circ}\text{C}$, $V_S = 11 \text{ V} \pm 3\%$, $-V_S = -6 \text{ V} = \pm 3\%$ unless otherwise noted. All temperature coefficients are measured at $T_J = 75^{\circ}\text{C}$ to 95°C .)

Parameter	Min	Тур	Max	Unit	Test Conditions
OUTPUT CHARACTERISTICS					
Output Leakage Current, $V_{OUT} = -1 \text{ V to } +5 \text{ V}$	-250		+250	nA	
Output Leakage Current, $V_{OUT} = -2 \text{ V}$ to +7 V	-500		+500	μA	
Output Capacitance		8		pF	Driver and Load INHIBITED
POWER SUPPLIES					
Total Supply Range		17		V	
Positive Supply		11		V	
Negative Supply		-6		V	
Positive Supply Current			280	mA	Driver = I _{NH} , I _{LOAD} Program = 40 mA, Load = Active
Negative Supply Current			290	mA	Driver = I_{NH} , I_{LOAD} Program = 40 mA, Load = Active
VCCO Current		65		mA	VCCO = 3.3 V, Comparator Output 150 Ω to GND
Total Power Dissipation			4.8	W	Driver = I _{NH} , I _{LOAD} Program = 40 mA, Load = Active
Temperature Sensor Gain Factor		1		μA/K	$R_{LOAD} = 10 \text{ k}\Omega, V_{SOURCE} = 11 \text{ V}$

NOTES

Connecting or shorting the decoupling pins to ground will result in the destruction of the device. Specifications subject to change without notice.

Table I. Driver Truth Table

DATA	DATA	IOD	ĪOD	RLD	RLD	OUTPUT STATE
0	1	1	0	X	X	$V_{\rm L}$
1	0	1	0	X	X	$V_{\rm H}$
X	X	0	1	0	1	INH
X	X	0	1	1	0	V_{TERM}

Table II. Comparator Truth Table

						O	JTPUT STAT	ES	_
voi	U T	LEH	LEH	LEL	<u>LEL</u>	QH	QH	QL	$\overline{\mathbf{QL}}$
>HCOMP	>LCOMP	1	0	1	0	1	0	1	0
>HCOMP	<lcomp< td=""><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></lcomp<>	1	0	1	0	1	0	0	1
<hcomp< td=""><td>>LCOMP</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></hcomp<>	>LCOMP	1	0	1	0	0	1	1	0
<hcomp< td=""><td><lcomp< td=""><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></lcomp<></td></hcomp<>	<lcomp< td=""><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></lcomp<>	1	0	1	0	0	1	0	1
X	X	0	1	0	1	QH (t – 1)	\overline{QH} $(t-1)$	QL (t – 1)	\overline{QL} $(t-1)$

Table III. Active Load Truth Table

			OUTPUT STATES (Including Diode Bridge)					
OUT_L	INHL	INHL	ЮН	IOL	I(OUT_L)			
<vcom< td=""><td>0</td><td>1</td><td>V(IOHC) × 10 mA</td><td>V(IOLC) × 10 mA</td><td>IOL</td></vcom<>	0	1	V(IOHC) × 10 mA	V(IOLC) × 10 mA	IOL			
>VCOM	0	1	V(IOHC) × 10 mA	$V(IOLC) \times 10 \text{ mA}$	IOH			
X	1	0	0	0	0			

REV. A -5-

AD53509

ABSOLUTE MAXIMUM RATINGS¹ Power Supply Voltage VCCO to GND 10 V PWR GND HQ GND ±0.4 V Inputs DATA, \overline{DATA} , IOD, \overline{IOD} , RLD, \overline{RLD} +5 V, -2 V DATA to \overline{DATA} , IOD to \overline{IOD} , RLD to \overline{RLD} $\pm 3 \text{ V}$ LEL, $\overline{\text{LEL}}$, LEH, $\overline{\text{LEH}}$ +5 V, -2 V LEL to $\overline{\text{LEL}}$, LEH to $\overline{\text{LEH}}$ $\pm 3 \text{ V}$ INHL, <u>INHL</u> +5 V, –2 V INHL to INHL ±3 V VH, VL, VTERM, VCOM_I to GND +8 V, -3 V (VH–VTERM) and (VTERM – VL) $\dots \dots \pm 10 \text{ V}$ HCOMP +8 V, -3 V LCOMP +8 V, -3 V HCOMP, LCOMP to V_{OUT} $\pm 10 \text{ V}$ Outputs V_{OUT} Short Circuit Duration Indefinite² VHDCPL Do Not Connect Except for Cap to V_{CC} VLDCPL Do Not Connect Except for Cap to $V_{\rm EE}$ QH, \overline{QH} , QL, \overline{QL} Maximum I_{OUT} Surge 100 mA THERM 13 V, 0 V IOHRTN, IOLRTN +8.5 V, -3.5 V

Environmental

Operating Temperature (Junction)	. 175°C
Storage Temperature65°C to	+150°C
Lead Temperature (Soldering, 10 sec) ³	. 260°C

NOTES

¹Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Absolute maximum limits apply individually, not in combination. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

²Output short circuit protection is guaranteed as long as proper heat sinking is employed to ensure compliance with the operating temperature limits.

Table IV. Package Thermal Characteristics

Air Flow, FM	θ _{JA} , °C/W
0	33
200	25
400	22

ORDERING GUIDE

Model	Package Description	Shipment Method Quantity per Shipping Container	Package Option
AD53509JSQ	52-Lead LQFP-EDQUAD	90	SQ-52

CAUTION


ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD53509 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



-6- REV. A

 $^{^3}$ To ensure lead coplanarity (± 0.002 inches) and solderability, handling with bare hands should be avoided and the device should be stored in environments at 24 °C ± 5 °C (75°F ± 10 °F) with relative humidity not to exceed 65%.

PIN CONFIGURATION



REV. A -7-

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

52-Lead LQFP-EDQUAD with Integral Heat Slug (SQ-52)

