DECEMBER 1972-REVISED MARCH 1988

#### description

These 8-bit shift registers are compatible with most other TTL and MSI logic families. All inputs are buffered to lower the drive requirements to one normalized Series 54/74 load, and input clamping diodes minimize switching transients to simplify system design. Maximum input clock frequency is typically 35 megahertz and power dissipation is typically 360 mW.

Series 54 devices are characterized for operation over the full military temperature range of -55°C to 125°C; Series 74 devices are characterized for operation from 0°C to 70°C.

#### SN54198 and SN74198

These bidirectional registers are designed to incorporate virtually all of the features a system designer may want in a shift register. These circuits contain 87

SN54198 . . . J OR W PACKAGE **SN74198...N PACKAGE** (TOP VIEW) J240 VCC SO SR SER 12 23 S1 22 SL SER A □3 21 H QA 20 D OH В 19 G  $\alpha_{B}$ 18∏ Q<sub>G</sub> C [8 17 F QС 16  $Q_{\mathsf{F}}$ D QD □10 15 E CLK 14 □ Q<sub>E</sub> GND ∏12 13 CLR

equivalent gates and feature parallel inputs, parallel outputs, right-shift and left-shift serial inputs, operating-mode-control inputs, and a direct overriding clear line. The register has four distinct modes of operation, namely:

Inhibit Clock (Do nothing)
Shift Right (In the direction  $Q_A$  toward  $Q_H$ )
Shift Left (In the direction  $Q_H$  toward  $Q_A$ )
Parallel (Broadside) Load

Synchronous parallel loading is accomplished by applying the eight bits of data and taking both mode control inputs, SO and S1, high. The data is loaded into the associated flip-flop and appears at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited.

Shift right is accomplished synchronously with the rising edge of the clock pulse when S0 is high and S1 is low. Serial data for this mode is entered at the shift-right data input. When S0 is low and S1 is high, data shifts left synchronously and new data is entered at the shift-left serial input.

Clocking of the flip-flop is inhibited when both mode control inputs are low. The mode controls should be changed only while the clock input is high.

'198 FUNCTION TABLE

	INPUTS								OUTPUTS				
	МС	DE	01.001	SE	RIAL	PARALLEL		_					
CLEAR	S <sub>1</sub>	S <sub>0</sub>	CLOCK	LEFT	RIGHT	A.,,H	QA.	α <sub>B</sub>	αG	QН			
L	X	х	X	×	×	×	L	L	L	L			
Н	х	Х	L	×	X	X	QAO	QB0	$a_{G0}$	$\alpha_{H0}$			
Н	Н	Н	,	×	×	ah	a	ь	9	h			
н	L	Н	f	×	н	x	H	۵ <sub>An</sub>	$\alpha_{\text{Fn}}$	$Q_{Gn}$			
н	L	Н	T	х	L	x	L	$Q_{An}$	$\alpha_{\text{Fn}}$	$Q_{Gn}$			
н	н	Ļ	t	н	X	X	Qgn	Q <sub>Cn</sub>	$Q_{Hn}$	Н			
н	H	L	†·	L	×	×	QBn	$\alpha_{Cn}$	$\sigma_{\text{H}n}$	L			
н	L	L	×	х	х	x	$a_{A0}$	QBO	$a_{G0}$	$\sigma_{H0}$			

H = high level (steady state), L = low level (steady state)

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard werranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

X = irrelevant (any input, including transitions)

<sup>† =</sup> transition from low to high level

a...h = the level of steady-state input at inputs A thru H, respectively.

 $Q_{A0}$ ,  $Q_{B0}$ ,  $Q_{G0}$ ,  $Q_{H0}$  = the level of  $Q_{A}$ ,  $Q_{B}$ ,  $Q_{G}$ , or  $Q_{H}$ , respectively, before the indicated steady-state input conditions were established.

QAn, QBn, etc. = the level of QA, QB, etc., respectively, before the most-recent ↑ transition of the clock.

# SN54198, SN54199 SN74198, SN74199 8-BIT SHIFT REGISTERS

#### SN54199 and SN74199

These registers feature parallel inputs, parallel outputs,  $J \cdot \overline{K}$  serial inputs, shift/load control input, a direct overriding clear line, and gated clock inputs. The register has three modes of operation:

Inhibit Clock (Do nothing) Shift (In the direction  $Q_A$  toward  $Q_H$ ) Parallel (Broadside) Load

Parallel loading is accomplished by applying the eight bits of data and taking the shift/load control input low when the clock input is not inhibited. The data is loaded into the associated flip-flop and appears at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited.

SN74	199	. N PAC	KAGE
	(TOP	VIEW)	
K		U 24	Vcc
J	□ 2	23	SH/LD
Α	Дз	22	Н
$Q_{A}$	<b>□</b> 4	21	Q <sub>H</sub> G
В	□5	20	G
αB	<b>∏</b> 6	19[	$\alpha_{G}$
С	Π,	18	F
σC	<b>□</b> 8	17	QΕ
D	<u> </u>	16	E
$Q_{\mathbf{D}}$	□10	15	$a_{E}$
CLK INH		14	CLR
GND	12	13	CLK

SN54199 . . . J OR W PACKAGE

Shifting is accomplished synchronously when shift/load is high and the clock input is not inhibited. Serial data for this mode is entered at the J- $\overline{K}$  inputs. See the function table for levels required to enter serial data into the first flip-flop.


Both of the clock inputs are identical in function and may be used interchangeably to serve as clock or clock-inhibit inputs. Holding either high inhibits clocking, but when one is held low, a clock input applied to the other input is passed to the eight flip-flops of the register. The clock-inhibit input should be changed to the high level only while the clock input is high.


These shift registers contain the equivalent of 79 TTL gates. Average power dissipation per gate is typically 4.55 mW.

'199 FUNCTION TABLE

	INPUTS									QUTPUTS				
CLEAR	SHIFT/	CLOCK	СГОСК	SEF	RIAL	PARALLEL	QA	Λ-	a <sub>c</sub>	QH				
	LOAD	INHIBIT	CLOCK	J	ĸ	A H	Эд	αB	<u> </u>	ЧН				
L	×	×	×	X	Х	×	L	L	L	L				
н	х	L	L	х	х	х	Q <sub>A0</sub>	α <sub>B0</sub>	$\sigma^{C0}$	$a_{H0}$				
Н	L	L	t	×	X	ah	а	b	С	h				
н	Н	L	i	L	Н	×	QAO	$\mathbf{Q}_{AO}$	$\sigma_{Bu}$	$a_{Gn}$				
Н	н	Ļ	!	L	L	X	L	$\mathbf{q}_{An}$	$\sigma_{B^n}$	$Q_{Gn}$				
Н	н	L	1	н	H	х	н	$\mathbf{Q}_{A\Pi}$		$\alpha_{Gn}$				
Н	н	L	1	н	L	x	QAn	$\mathbf{q}_{An}$	$\alpha_{Bn}$	$a_{Gn}$				
Н	Х	н	†	Х	х	X	$Q_{A0}$	$\alpha_{B0}$	$q_{B0}$	QH0				


#### schematics of inputs and outputs







POST GEF-CE BOX 655012 . DALLAS, TEXAS 75265






(22)

#### logic symbol<sup>†</sup> SRG8 CLR (14) SH/LD (23) M1 (SHIFT) M2 [LOAD] CLK INH (11) CLK (13) (2) (4) $(1)_{r}$ QA 1,3K (3) 2,3D (6) (5) ΩB 2,3D (8) <del>{7}</del> (10) (9) $a_{\mathsf{D}}$ (15) (16)QE. (17) (18)ΩF (20) (19). QG

(21)


\_ он





POST OFFICE BOX 655012 . DALLAS, TEXAS 75265


<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.





# SN54199, SN74199

typical clear, shift, load, and inhibit sequences





POST DEFICE BOX 655012 • DALLAS, TEXAS 75265

# SN54198, SN54199, SN74198, SN74199 8-BIT SHIFT REGISTERS

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1) .		-	 ,								7 V
Input voltage							-				5.5 V
Operating free-air temperature range: S	N54' Circuits										-55°C to 125°C
S	N74' Circuits				-						. 0°C to 70°C
Storage temperature range											-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal,

## recommended operating conditions

		SN5419	8		UNIT		
		N5419	9				
	MIN	MOM	MAX	MIN	NOM	MAX	1
Supply voltage, VCC	4.5	5	5.5	4.75	5	5.25	ν
High-level output current, IOH		-	-800			-800	μА
Low-level output current, IOL			16			16	mA
Clock frequency, fclock	0	· · · · · · · · · · · · · · · · · · ·	25	0		25	MHz
Width of clock or clear pulse, tw (see Figure 1)	20	•		20			ns
Mode-control setup time, t <sub>SU</sub>	30			30			пs
Data setup time, t <sub>su</sub> (see Figure 1)	20			20			ns
Hold time at any input, th (see Figure 1)	0			0			ns
Operating free-air temperature, TA	-55		125	0		70	C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

			:	SN5419	8	!				
	PARAMETER	TEST CONDITIONS <sup>†</sup>		SN5419	9	1 :	SN7419	9	UNIT	
			MIN	TYP#	MAX	MIN	TYP	MAX	7	
$V_{1H}$	High-level input voltage		2			2			٧	
٧ıĻ	Low-level input voltage		ŀ		8.0			0.8	V	
Vik	Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>1</sub> = -12 mA	1		-1.5			-1.5	V	
1/011	High-level output voltage	V <sub>CC</sub> = MIN, V <sub>H</sub> = 2 V,	2.4	3.4		2,4	3.4		v	
٧ОН	$V_{IL} = 0.8 \text{ V}, I_{OH} = -800 \mu\text{A}$	2.4	J. <del>4</del>		2,4	3.4		V		
Voi	Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V,		0.2	0.4		0.0	0.4	V	
VOL	COV-10 CO COStput Voltage	V <sub>IL</sub> = 0.8 V, 1 <sub>QL</sub> = 16 mA		0,2	0.4		0.2	0,4	, ,	
11	Input current at maximum input voltage	VCC = MAX, VI = 5.5 V			1			1	mA	
ΊΗ	High-level input current	V <sub>CC</sub> = MAX, V <sub>1</sub> = 2,4 V			40			40	μΑ	
ΊL	Low-level input current	V <sub>CC</sub> = MAX, V <sub>1</sub> = 0.4 V			-1.6			-1.6	mA	
los	Short-circuit output current \$	V <sub>CC</sub> = MAX	-20		-57	-18	-	-57	mA	
Icc	Supply current	VCC = MAX. See Table Below		90	127		90	127	mA	

Teor conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

# TEST CONDITIONS FOR ICC (ALL OUTPUTS ARE OPEN)

TYPE	APPLY 4.5 V	FIRST GROUND, THEN APPLY 4.5 V	GROUND
SN54198, SN74198	Serial Input, So. S1	Clock	Clear, Inputs A thru H
SN54199, SN74199	J, K, Inputs A thru H	Clock	Clock inhibit, Clear, Shift/Load



POST OFFICE BOX 655012 . DALLAS, TEXAS 75265

<sup>‡</sup> All typical values are at  $V_{CC}$  = 5 V,  $T_{A}$  = 25°C

<sup>§</sup> Not more than one output should be shorted at a time.

# SN54198, SN54199, SN74198, SN74199 8-BIT SHIFT REGISTERS

# switching characteristics, $V_{CC}$ = 5 V, $T_A$ = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
finax	Maximum clock frequency		25	35		MHz
*=	Propagation delay time, high-to- PHL low-level output from clear					
PHL		$C_L = 15 pF$ , $R_L = 400 \Omega$ ,		23	35	ns
**	Propagation delay time, high-to-		-			_
<sup>t</sup> PHL	PHL low-level output from clock	See Figure 1		20	30	ns
•	Propagation delay time, low-to-					
<sup>t</sup> PLH	high-level output from clock			17	26	ns




#### PARAMETER MEASUREMENT INFORMATION

# SN54198, SN74198 TEST TABLE FOR SYNCHRONOUS INPUTS


SN54199, SN74199
TEST TABLE FOR SYNCHRONOUS INPUTS

DATA INPUT FOR TEST	51	so	OUTPUT TESTED (SEE NOTE E)
А	4.5 V	4.5 V	Ω <sub>A</sub> at t <sub>n+1</sub>
В	4.5 V	4.5 V	QB at tn+1
С	4.5 V	4.5 V	Q <sub>C</sub> at t <sub>n+1</sub>
D	4.5 V	4.5 V	QD at tn+1
E	4.5 V	4.5 V	QE at t <sub>n+1</sub>
F	4.5 V	4.5 V	QF at tn+1
G	4.5 V	4.5 V	QG at tn+1
Н	4.5 V	4.5 V	QH at tn+1
L Serial Input	4.5 V	0 V	QA at tn+8
R Serial Input	0 V	4.5 V	QH at tn+8

DATA INPUT FOR TEST	SHIFT/LOAD	OUTPUT TESTED (SEE NOTE E)				
A	οv	OA at tn+1				
В	0 V	QB at t <sub>n+1</sub>				
С	0 V	QC at tn+1				
D	0 V	QD at tn+1				
E	0 V	Qe at t <sub>n+1</sub>				
F	0 V	QF at tn+1				
G	0 V	QG at tn+1				
Н	0 V	QH at tn+1				
Jand K	4.5 V	Q <sub>H</sub> at t <sub>n+8</sub>				



#### LOAD FOR OUTPUT UNDER TEST



# VOLTAGE WAVEFORMS

- NOTES: A. The clock pulse has the following characteristics: t<sub>W(clock)</sub> = 20 ns and PRR = 1 MHz. The clear pulse has the following characteristics: t<sub>W(clear)</sub> = 20 ns and t<sub>hold</sub> = 0 ns. When testing t<sub>max</sub>, vary the clock PRR.
  - B. C<sub>L</sub> includes probe and jig capacitance.
  - C. All diodes are 1N3064.
  - D. A clear pulse is applied prior to each test.
  - E. Propagation delay times (tpLH and tpHL) are measured at  $t_{n+1}$ . Proper shifting of data is verified at  $t_{n+8}$  with a functional test.
  - F.  $|\tau_n|^2$  bit time before clocking transition.
    - $t_{n+1} \in \text{bit time after one clocking transition}$
    - $t_{\rm HTR}$  bit time after eight clocking transitions

FIGURE 1



POST OFFICE BOX 655012 - DALLAS, TEXAS 75265

#### IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated