National Semiconductor

54LS161A/DM54LS161A/DM74LS161A, 54LS163A/DM54LS163A/DM74LS163A Synchronous 4-Bit Binary Counters

General Description

These synchronous, presettable counters feature an internal carry look-ahead for application in high-speed counting designs. The LS161A and LS163A are 4-bit binary counters. The carry output is decoded by means of a NOR gate, thus preventing spikes during the normal counting mode of operation. Synchronous operation is provided by having all flipflops clocked simultaneously so that the outputs change coincident with each other when so instructed by the countenable inputs and internal gating. This mode of operation eliminates the output counting spikes which are normally associated with asynchronous (ripple clock) counters. A buffered clock input triggers the four flip-flops on the rising (positive-going) edge of the clock input waveform.

These counters are fully programmable; that is, the outputs may be preset to either level. As presetting is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse, regardless of the levels of the enable input. The clear function for the LS161A is asynchronous; and a low level at the clear input sets all four of the flip-flop outputs low, regardless of the levels of clock, load, or enable inputs. The clear function for the LS163A is synchronous; and a low level at the clear inputs sets all four of the flip-flop outputs low after the next clock pulse, regardless of the levels of the enable inputs. This synchronous clear allows the count length to be modified easily, as decoding the maximum count desired can be accomplished with one external NAND gate. The gate output is connected to the clear input to synchronously clear the counter to all low outputs. The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional

gating. Instrumental in accomplishing this function are two count-enable inputs and a ripple carry output.

Both count-enable inputs (P and T) must be high to count, and input T is fed forward to enable the ripple carry output. The ripple carry output thus enabled will produce a high-level output pulse with a duration approximately equal to the high-level portion of the Q_A output. This high-level overflow ripple carry pulse can be used to enable successive cascaded stages. High-to-low level transitions at the enable P or T inputs may occur, regardless of the logic level of the clock.


These counters feature a fully independent clock circuit. Changes made to control inputs (enable P or T or load) that will modify the operating mode have no effect until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) will be dictated solely by the conditions meeting the stable set-up and hold times.

Features

- Synchronously programmable
- Internal look-ahead for fast counting
- Carry output for n-bit cascading
- Synchronous counting
- Load control line
- Diode-clamped inputs
- Typical propagation time, clock to Q output 14 ns
- Typical clock frequency 32 MHz
- Typical power dissipation 93 mW
- Alternate Military/Aerospace device (54LS161, 54LS163) is available. Contact a National Semiconductor Sales Office/Distributor for specificaitons.

Order Numbers 54LS161ADMQB, 54LS161AFMQB, 54LS161ALMQB, 54LS163ADMQB, 54LS163AFMQB, 54LS163ALMQB, DM54LS161AJ, DM54LS161AW, DM54LS163AJ, DM54LS163AW, DM74LS161AM, DM74LS161AN, DM74LS163AM or DM74LS163AN See NS Package Number E20A, J16A, M16A, N16E or W16A





RRD-B30M105/Printed in U. S. A.

-Bit Binary Counters S 161A/DM54LS161A/DM74LS161A, 54LS163A/DM54LS163A/DM74LS163A Synchronous

©1995 National Semiconductor Corporation TL/F/6397

Downloaded from <u>Elcodis.com</u> electronic components distributor

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	
DM54LS and 54LS	-55°C to +125°C
DM74LS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions


Symbol	Pa	rameter	(C	M54LS16	1A	C	Units		
Symbol	Falanetei		Min	Nom	Max	Min	Nom	Max	
V _{CC}	Supply Voltage		4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input	Voltage	2			2			V
V _{IL}	Low Level Input	Voltage			0.7			0.8	V
I _{OH}	High Level Outp	ut Current			-0.4			-0.4	mA
I _{OL}	Low Level Output Current				4			8	mA
fclk	Clock Frequency (Note 1)		0		25	0		25	MH:
	Clock Frequency	y (Note 2)	0		20	0		20	MH:
t _W	Pulse Width	Clock	20	6		20	6		- ns
	(Note 1)	Clear	20	9		20	9		
	Pulse Width (Note 2)	Clock	25			25			ns
		Clear	25			25			
tsu	Setup Time (Note 1)	Data	20	8		20	8		ns
		Enable P	25	17		25	17		
		Load	25	15		25	15		
	Setup Time (Note 2)	Data	20			20			ns
		Enable P	30			30			
		Load	30			30			
t _H	Hold Time (Note 1)	Data	0	-3		0	-3		- ns
		Others	0	-3		0	-3		
	Hold Time (Note 2)	Data	5			5			- ns
		Others	5			5			
t _{REL}	Clear Release Time (Note 1)		20			20			ns
	Clear Release T	ime (Note 2)	25			25			ns
TA	Free Air Operati	ng Temperature	-55		125	0		70	°C


Note 1: $C_L = 15 \text{ pF}, \text{ } \text{R}_L = 2 \text{ } \text{k}\Omega, \text{ } \text{ } \text{R}_A = 25 \text{ } \text{c} \text{ } \text{and } \text{ } \text{V}_{\text{CC}} = 5.9 \text{ } \text{.}$ Note 2: $C_L = 50 \text{ } \text{pF}, \text{ } \text{R}_L = 2 \text{ } \text{k}\Omega, \text{ } \text{T}_A = 25 \text{ } \text{c} \text{ } \text{and } \text{ } \text{V}_{\text{CC}} = 5.5 \text{ } \text{v}.$


Symbol	Parameter		Conditions		Min	Typ (Note 1)	Max	Unit	
VI	Input Clamp Voltage	V _{CC} =	Min, $I_I = -18 \text{ mA}$				-1.5	V	
V _{OH}	High Level Output	V _{CC} =	Min, I _{OH} = Max	DM54	2.5	3.4		v	
	Voltage	$V_{IL} =$	Max, V _{IH} = Min	DM74	2.7	3.4		ľ	
			Min, I _{OL} = Max	DM54		0.25	0.4	v	
	Voltage		Max, V _{IH} = Min	DM74		0.35	0.5		
		4 mA, $V_{CC} = Min$	DM74		0.25	0.4			
li -	Input Current @ Max	V _{CC} =		Enable T			0.2	mA	
	Input Voltage	V _I = 7	V V	Clock			0.2		
				Load			0.2		
					0.1				
IIH	High Level Input	V _{CC} =		Enable T			40		
	Current	$V_{I} = 2$	2.7V	Clock			40	μΑ	
				Load			40	μ., (
				Others			20		
IIL	Low Level Input Current V _{CC} =			Enable T			-0.8	mA	
			0.4V	Clock			-0.8		
				Load			-0.8		
				Others			-0.4	<u> </u>	
I _{OS}	Short Circuit	V _{CC} =		DM54	-20		-100	mA	
	Output Current	Output Current (Note 2)			-20		-100		
ICCH	Supply Current with Outputs High	V _{CC} = (Note :				18	31	mA	
I _{CCL}	Supply Current with Outputs Low	V _{CC} = (Note -				19	32	mA	
Note 3: I _{CCH} Note 4: I _{CCL} 'LS161	more than one output should be s is measured with the load high, ti is measured with the clock input Switching Chai 5V and $T_A = 25^{\circ}C$ (See S	hen again w high, then a racter	ith the load low, with all o gain with the clock input l istics	ther inputs high ow, with all othe and Output I	and all outputs r inputs low and _oad)			Unit	
	Parameter				12 bi	Min	Мах	Unite	
Symbol	Parameter		To (Output)	C _L =	Max				
Symbol	Parameter Maximum Clock Frequ	Jency			Max	20		MHz	
				Min			20		
Symbol f _{MAX}	Maximum Clock Frequ	ne	To (Output)	Min	Max 25		30	MHz ns	
Symbol f _{MAX}	Maximum Clock Frequ Propagation Delay Tin	ne put ne	To (Output) Clock to	Min			30 38		
Symbol f _{MAX} t _{PLH}	Maximum Clock Frequ Propagation Delay Tin Low to High Level Out Propagation Delay Tin	ne tput ne tput ne	To (Output) Clock to Ripple Carry Clock to	Min	25				


			F	(1		Units					
Symbol	I Parameter		From (Input) To (Output)		C _L = 15 pF			C _L = 50 pF			
						Ma	x	Min	Max		
t _{PLH}	Propagation De Low to High Le		el Output (Load Low) ay Time Clock to Any Q el Output (Load Low) ay Time Enable T to el Output Ripple Carry		oad Low) ck to Any Q		24 27		30 38	ns ns	
t _{PHL}	Propagation De High to Low Le										
t _{PLH}	Propagation De Low to High Le					14		-	27	ns	
t _{PHL}		High to Low Level Output Ripple Propagation Delay Time Clear		ole T to le Carry	Carry ar to		15		27	ns	
t _{PHL}				ear to ny Q					45	ns	
Recon	nmended Op	perating	Condi	tions							
Symbol	Parameter			C	DM54LS163A		DM74L		3A	Units	
				Min	Nom	Max	Min	Nom	Max		
V _{CC}	Supply Voltage			4.5	5	5.5	4.75	5	5.25	V	
V _{IH}	High Level Input Voltage			2			2			V	
V _{IL}	Low Level Input Voltage					0.7			0.8	V	
I _{ОН}	High Level Output Current					-0.4			-0.4	mA	
l _{OL}	Low Level Output	Dutput Current				4			8	mA	
fCLK	Clock Frequency (Note 1)		0		25	0		25	MHz		
	Clock Frequency (Note 2)			0		20	0		20	MHz	
tw	Pulse Width	Clock	Clock		6		20	6		ns	
	(Note 1)	Clear		20	9		20	9		1 115	
	Pulse Width	Clock		25			25				
	(Note 2)	Clear		25			25			– ns	
tsu	U Setup Time (Note 1)	Data		20	8		20	8		+	
		Enable P			17		25	17		ns	
		Load		25	15		25	15		1	
	Setup Time			20			20			+	
	(Note 2)	Data Enable P		30			30			ns	
		Load		30			30				
t _H	Hold Time			0	-3		0	-3			
•n	(Note 1)	Data Others		0	-3		0	-3		- ns	
	Hold Time (Note 2)	Data					5				
		Others		5			5			ns	
t _{REL}	Clear Release Ti			20			20			ns	
'nEL				25			25			ns	
т.	Clear Release Time (Note 2) Free Air Operating Temperature			-55		125	0		70	°C	
T _A	15 pF, $R_L = 2 k\Omega$, T_A			00		120			10		


Symbol	Parameter	Conditions	5	Min	Typ (Note 1)	Max	Unit	
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 mA$				-1.5	v	
V _{OH}	High Level Output	$V_{CC} = Min, I_{OH} = Max$	DM54	2.5	3.4			
011	Voltage	$V_{IL} = Max, V_{IH} = Min$	DM74	2.7	3.4		V	
V _{OL}	Low Level Output	$V_{CC} = Min, I_{OL} = Max$	DM54		0.25	0.4	v	
		$V_{IL} = Max, V_{IH} = Min$	DM74		0.35	0.5		
		$I_{OL} = 4 \text{ mA}, V_{CC} = \text{Min}$	DM74		0.25	0.4		
I	Input Current @ Max	V _{CC} = Max	Enable T			0.2	1	
	Input Voltage	$V_{I} = 7V$	Clock, Clear			0.2	- mA	
			Load			0.2		
	-		Others			0.1		
IIH	High Level Input	V _{CC} = Max	Enable T			40	1	
	Current	$V_{I} = 2.7V$	Load			40	μA	
			Clock, Clear			40		
			Others			20		
Ι _{ΙL}	Low Level Input	V _{CC} = Max	Enable T	-		-0.8	- mA	
	Current	$V_{I} = 0.4V$	Clock, Clear			-0.8		
			Load			-0.8		
			Others			-0.4		
los	Short Circuit	V _{CC} = Max	DM54	-20		- 100	mA	
	Output Current	(Note 2)	DM74	-20		-100		
I _{CCH}	Supply Current with Outputs High	V _{CC} = Max (Note 3)	•		18	31	mA	
ICCL	Supply Current with	V _{CC} = Max		18	32	mA		
ICCL		V _{CC} = Max			18	32		
Note 1: All t Note 2: Not Note 3: I _{CCL} Note 4: I _{CCL}	is measured with the load high, is measured with the clock inpu 3 Switching Cha	shorted at a time, and the duration s then again with the load low, with al t high, then again with the clock inpu	other inputs high a t low, with all other	nd all outputs o inputs low and a oad)	Il outputs open.			
Note 1: All t Note 2: Not Note 3: I _{CCF} Note 4: I _{CCL} 'LS16(at V _{CC} =	ypicals are at $V_{CC} = 5V$, $T_A = 2$ more than one output should be i is measured with the load high, is measured with the clock input 3 Switching Cha $5V$ and $T_A = 25^{\circ}C$ (See	shorted at a time, and the duration s then again with the load low, with all t high, then again with the clock inpu racteristics Section 1 for Test Waveform From (Input)	other inputs high a t low, with all other s and Output L	nd all outputs o inputs low and a oad) RL =	ull outputs open. 2 k Ω			
Note 1: All t Note 2: Not Note 3: I _{CCL} Note 4: I _{CCL}	pipcals are at $V_{CC} = 5V$, $T_A = 2$ more than one output should be i is measured with the load high, is measured with the clock inpu 3 Switching Cha	Sec. shorted at a time, and the duration s then again with the load low, with all t high, then again with the clock inpu racteristics Section 1 for Test Waveform	other inputs high a tow, with all other s and Output L	nd all outputs o inputs low and a oad) RL = 15 pF	ll outputs open. 2 kΩ C _L = t	50 pF		
Note 1: All t Note 2: Not Note 3: I _{CCF} Note 4: I _{CCL} 'LS16: at V _{CC} =	ppicals are at $V_{CC} = 5V$, $T_A = 2$ more than one output should be a is measured with the load high, is measured with the clock input 3 Switching Cha 5V and $T_A = 25^{\circ}C$ (See Parameter	shorted at a time, and the duration s then again with the load low, with all t high, then again with the clock inpu racteristics Section 1 for Test Waveform From (Input) To (Output)	other inputs high a t low, with all other s and Output L C _L = - Min	nd all outputs o inputs low and a oad) RL =	ill outputs open. 2 kΩ C _L = 9 Min		Units	
Note 1: All the Note 2: Not Note 3: I_{CC} , Note 4: I_{CCL} 'LS16: at $V_{CC} =$ Symbol	pipcials are at $V_{CC} = 5V$, $T_A = 2$ more than one output should be a is measured with the load high, is measured with the clock input 3 Switching Cha 5V and $T_A = 25^{\circ}C$ (See Parameter Maximum Clock Free	shorted at a time, and the duration s then again with the load low, with all t high, then again with the clock inpu racteristics Section 1 for Test Waveform From (Input) To (Output)	other inputs high a tow, with all other s and Output L	nd all outputs o inputs low and a oad) RL = 15 pF	ll outputs open. 2 kΩ C _L = t	50 pF	Units	
Note 1: All t Note 2: Not Note 3: I _{CCF} Note 4: I _{CCL} 'LS16: at V _{CC} =	ypicals are at V _{CC} = 5V, T _A = 2 more than one output should be is measured with the load high, is measured with the clock inpu 3 Switching Cha 5V and T _A = 25°C (See Parameter Maximum Clock Freq Propagation Delay Ti Low to High Level Ou	shorted at a time, and the duration s then again with the load low, with all t high, then again with the clock inpu racteristics Section 1 for Test Waveform From (Input) To (Output) uency me clock to Ripple Carry	other inputs high a t low, with all other s and Output L C _L = - Min	nd all outputs o inputs low and a oad) RL = 15 pF	ill outputs open. 2 kΩ C _L = 9 Min	50 pF	Units	
Note 1: All the Note 2: Not Note 3: I_{CC} , Note 4: I_{CCL} 'LS16: at $V_{CC} =$ Symbol	pipcials are at V _{CC} = 5V, T _A = 2 more than one output should be a is measured with the load high, is measured with the clock inpu 3 Switching Cha 5V and T _A = 25°C (See Parameter Maximum Clock Free Propagation Delay Ti	shorted at a time, and the duration s then again with the load low, with all t high, then again with the clock inpu racteristics Section 1 for Test Waveform From (Input) To (Output) uency me Clock to Ripple Carry me Clock to	other inputs high a t low, with all other s and Output L C _L = - Min	nd all outputs o inputs low and a coad) R _L = 15 pF Max	ill outputs open. 2 kΩ C _L = 9 Min	50 pF Max	Units	
Note 1: All t Note 2: Not Note 3: I _{CCF} Note 4: I _{CCL} 'LS16: at V _{CC} = Symbol f _{MAX} t _{PLH}	pipcials are at V _{CC} = 5V, T _A = 2 more than one output should be is measured with the load high, is measured with the clock input 3 Switching Cha 5V and T _A = 25°C (See Parameter Maximum Clock Freq Propagation Delay Ti Low to High Level Ou Propagation Delay Ti	shorted at a time, and the duration s then again with the load low, with all t high, then again with the clock inpu racteristics Section 1 for Test Waveform From (Input) To (Output) uency me Clock to htput Ripple Carry me Clock to Ripple Carry me Clock to Ripple Carry me Clock to Any Q	other inputs high a t low, with all other s and Output L C _L = - Min	nd all outputs o inputs low and a oad) R _L = 15 pF Max 25	ill outputs open. 2 kΩ C _L = 9 Min	50 pF Max 30	Units MHz ns	














National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.