


# 16K x 16 Dual-Port Static RAM

### **Features**

- True dual-ported memory cells that allow simultaneous access of the same memory location
- 16K x 16 organization (CY7C026A)
- 0.35 micron CMOS for optimum speed and power
- High speed access: 15, and 20 ns
- Low operating power
- Active: I<sub>CC</sub> = 180 mA (typical)
- Standby: I<sub>SB3</sub> = 0.05 mA (typical)
- Fully asynchronous operation
- Automatic power-down

- Expandable data bus to 32 bits or more using Master/Slave chip select when using more than one device
- On-chip arbitration logic
- Semaphores included to permit software handshaking between ports
- INT flags for port-to-port communication
- Separate upper-byte and lower-byte control
- Pin select for Master or Slave
- Commercial and Industrial temperature ranges
- Available in 100-pin thin quad plastic flatpack (TQFP)
- Pb-free packages available



### Notes

- 1.  $I/O_8$ – $I/O_{15}$  for x16 devices.
- I/O<sub>0</sub>-I/O<sub>7</sub> for x16 devices.
   BUSY is an output in master mode and an input in slave mode.



# **Contents**


Pin Configurations	3
Selection Guide	3
Pin Definitions	
Architecture	
Functional Description	4
Write Operation	
Read Operation	4
Interrupts	
Busy	5
Master/Slave	
Semaphore Operation	5
Maximum Ratings	6
Operating Range	
Electrical Characteristics	
Canacitance	

Switching Characteristics	8
Data Retention Mode	
Timing	
Switching Waveforms	10
Ordering Information	
16K x16 Asynchronous Dual-Port SRAM	17
Ordering Code Definition	17
Package Diagram	18
Acronyms	
Document Conventions	18
Units of Measure	18
Document History Page	19
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	
DCoC Colutions	20



# **Pin Configurations**

Figure 1. 100-Pin TQFP (Top View)



## **Selection Guide**

Parameter	CY7C026A -15	CY7C026A -20	Unit
Maximum access time	15	20	ns
Typical operating current	190	180	mA
Typical standby current for I <sub>SB1</sub> (Both ports TTL level)	50	45	mA
Typical standby current for I <sub>SB3</sub> (Both ports CMOS level)	0.05	0.05	mA



### Pin Definitions

Left Port	Right Port	Description		
CEL	CE <sub>R</sub>	Chip enable		
$R/\overline{W}_L$	R/W <sub>R</sub>	Read/Write enable		
OE <sub>L</sub>	OE <sub>R</sub>	Output enable		
A <sub>0L</sub> -A <sub>13L</sub>	A <sub>0R</sub> -A <sub>13R</sub>	Address		
I/O <sub>0L</sub> –I/O <sub>15L</sub>	I/O <sub>0R</sub> -I/O <sub>15R</sub>	Data bus input/output		
SEM <sub>L</sub>	SEM <sub>R</sub>	Semaphore enable		
UB <sub>L</sub>	UB <sub>R</sub>	Upper byte select (I/O <sub>8</sub> –I/O <sub>15</sub> for x16 devices)		
LB <sub>L</sub>	LB <sub>R</sub>	Lower byte select (I/O <sub>0</sub> –I/O <sub>7</sub> for x16 devices)		
INT <sub>L</sub>	INT <sub>R</sub>	Interrupt flag		
BUSY <sub>L</sub>	BUSY <sub>R</sub>	Busy flag		
M/S		Master or slave select		
V <sub>CC</sub>		Power		
GND		Ground		
NC		No connect		

### Architecture

The CY7C026A consist of an array of 16K words of 16 bits each of dual-port RAM cells, I/O and address lines, and control signals (CE, OE, R/W). These control pins permit independent access for reads or writes to any location in memory. To handle simultaneous writes/reads to the same location, a BUSY pin is provided on each port. Two Interrupt (INT) pins can be utilized for port-to-port communication. Two Semaphore (SEM) control pins are used for allocating shared resources. With the M/S pin, the devices can function as a master (BUSY pins are outputs) or as a slave (BUSY pins are inputs). The devices also have an automatic power down feature controlled by CE. Each port is provided with its own Output Enable control (OE), which allows data to be read from the device.

### **Functional Description**

The CY7C026A is a low power CMOS 16K x 16 dual-port static RAM. Various arbitration schemes are included on the devices to handle situations when multiple processors access the same piece of data. Two ports are provided, permitting independent, asynchronous access for reads and writes to any location in memory. The device can be utilized as standalone 16-bit dual-port static RAM or multiple devices can be combined to function as a 32-bit or wider master/slave dual-port static RAM. An M/S pin is provided for implementing 32-bit or wider memory applications without the need for separate master and slave devices or additional discrete logic. Application areas include interprocessor/multiprocessor designs, communications status buffering, and dual-port video/graphics memory.

Each port has independent control pins: Chip Enable (CE), Read or Write Enable (R/W), and Output Enable (OE). Two flags are provided on each port (BUSY and INT). BUSY signals that the port is trying to access the same location currently being accessed by the other port. The Interrupt flag (INT) permits communication between ports or systems by means of a mail box. The semaphores are used to pass a flag, or token, from one

port to the other to indicate that a shared resource is in use. The semaphore logic is comprised of eight shared latches. Only one side can control the latch (semaphore) at any time. Control of a semaphore indicates that a shared resource is in use. An automatic power down feature is controlled independently on each port by the chip enable pin.

The CY7C026A is available in 100-pin thin quad plastic flatpack (TQFP) packages.

## Write Operation

Data must be set up for a duration of t<sub>SD</sub> before the <u>ris</u>ing edge of R/W to either the R/W pin (see Figure 6) or the CE pin (see Figure 7). Required inputs for non-contention operations are summarized in Table 1.

If a location is being written to by one port and the opposite port attempts to read that location, a port-to-port flowthrough delay must occur before the data is read on the output; otherwise the data read is not deterministic. Data is valid on the port t<sub>DDD</sub> after the data is presented on the other port.

### **Read Operation**

When reading the device, the user must assert both the OE and  $\overline{\text{CE}}$  pins. Data is available  $t_{ACE}$  after  $\overline{\text{CE}}$  or  $t_{DOE}$  after  $\overline{\text{OE}}$  is asserted. If the user wishes to access a semaphore flag, then the SEM pin must be asserted instead of the  $\overline{\text{CE}}$  pin, and  $\overline{\text{OE}}$  must also be asserted.

### Interrupts

The upper two memory locations may be used for message passing. The highest memory location (3FFF) is the mailbox for the right port and the second highest memory location (3FFE) is the mailbox for the left port. When one port writes to the other port's mailbox, an interrupt is generated to the owner. The interrupt is reset when the owner reads the contents of the mailbox. The message is user defined.

Each port can read the other port's mailbox without resetting the interrupt. The active state of the busy signal (to a port) prevents



the port from setting the interrupt to the winning port. Also, an active busy to a port prevents that port from reading its own mailbox and, thus, resetting the interrupt to it.

If an application does not require message passing, do not connect the interrupt pin to the processor's interrupt request input pin.

The operation of the interrupts and their interaction with Busy are summarized in Table 2.

### Busy

The CY7C026A provides on-chip arbitration to resolve  $\underline{\text{sim}}$ ultaneous memory location access (contention). If both ports'  $\overline{\text{CEs}}$  are asserted and an address match occurs within  $t_{PS}$  of each other, the busy logic determines which port has access. If  $t_{PS}$  is violated, one port definitely gains permission to the  $\underline{\text{location}}$ , but it is not predictable which port gets that permission.  $\overline{\text{BUSY}}$  is asserted  $t_{BLA}$  after an address match or  $t_{BLC}$  after  $\overline{\text{CE}}$  is taken LOW.

### Master/Slave

A M/S pin is provided to expand the word width by configuring the device as either a master or a slave. The BUSY output of the master is connected to the BUSY input of the slave. This allows the device to interface to a master device with no external components. Writing to slave devices must be delayed until after the BUSY input has settled ( $t_{BLC}$  or  $t_{BLA}$ ), otherwise, the slave chip may begin a write cycle during a contention situation. When tied HIGH, the M/S pin allows the device to be used as a master and, therefore, the BUSY line is an output. BUSY can then be used to send the arbitration outcome to a slave.

### Semaphore Operation

The CY7C026A provides eight semaphore latches, which are separate from the dual-port memory locations. Semaphores are used to reserve resources that are shared between the two ports. The state of the semaphore indicates that a resource is in use. For example, if the left port wants to request a given resource, it

sets a latch by writing a zero to a semaphore location. The left port then verifies its success in setting the latch by reading it. After writing to the semaphore, SEM or OE must be deasserted for t<sub>SOP</sub> before attempting to read the semaphore. The semaphore value is available t<sub>SWRD</sub> + t<sub>DOE</sub> after the rising edge of the semaphore write. If the left port was successful (reads a zero), it assumes control of the shared resource, otherwise (reads a one) it assumes the right port has control and continues to poll the semaphore. When the right side has relinquished control of the semaphore (by writing a one), the left side succeeds in gaining control of the semaphore. If the left side no longer requires the semaphore, a one is written to cancel its request.

Semaphores are accessed by asserting SEM LOW. The SEM pin functions as a chip select for the semaphore latches (CE must remain HIGH during SEM LOW).  $\rm A_{0-2}$  represents the semaphore address. OE and R/W are used in the same manner as a normal memory access. When writing or reading a semaphore, the other address pins have no effect.

When writing to the semaphore, only  $I/O_0$  is used. If a zero is written to the left port of an available semaphore, a one appears at the same semaphore address on the right port. That semaphore can now only be modified by the side showing zero (the left port in this case). If the left port now relinquishes control by writing a one to the semaphore, the semaphore is set to one for both sides. However, if the right port had requested the semaphore (written a zero) while the left port had control, the right port would immediately own the semaphore as soon as the left port released it. Table 3 shows sample semaphore operations.

When reading a semaphore, all sixteen/eighteen data lines output the semaphore value. The read value is latched in an output register to prevent the semaphore from changing state during a write from the other port. If both ports attempt to access the semaphore within  $t_{\rm SPS}$  of each other, the semaphore is definitely obtained by one side or the other, but there is no guarantee which side controls the semaphore.



# Maximum Ratings<sup>[4]</sup>

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested. Storage temperature ......-65 °C to +150 °C Ambient temperature with power applied ......-55 °C to +125 °C Supply voltage to ground potential .....-0.3 V to +7.0 V DC voltage applied to outputs in High Z state ......-0.5 V to +7.0 V

DC input voltage <sup>[5]</sup>	0.5 V to + 7.0 V
Output current into outputs (LOW)	20 mA
Static discharge voltage	>2001 V
Latch-up current	>200 mA

# **Operating Range**

Range	Ambient Temperature	V <sub>cc</sub>
Commercial	0 °C to +70 °C	5V ± 10%
Industrial	–40 °C to +85 °C	5V ± 10%

## Electrical Characteristics Over the Operating Range

					CY70	026A			
Parameter	Description			-15			-20		
			Min	Тур	Max	Min	Тур	Max	
V <sub>OH</sub>	Output HIGH voltage (V <sub>CC</sub> = Min., I <sub>OH</sub> = -4.0 mA)		2.4		_	2.4		_	V
V <sub>OL</sub>	Output LOW voltage (V <sub>CC</sub> = Min., I <sub>OH</sub> = +4.0 mA)	_		0.4	_		0.4	V	
V <sub>IH</sub>	Input HIGH voltage		2.2	1	_	2.2		_	V
V <sub>IL</sub>	Input LOW voltage				0.8			0.8	V
I <sub>OZ</sub>	Output leakage current		-10		10	-10		10	μΑ
I <sub>CC</sub>	Operating current (V <sub>CC</sub> = Max, I <sub>OUT</sub> = 0	Com'l.		190	285	_	180	275	mA
	mA) outputs disabled	Indust.		215	305	1	-	_	mA
I <sub>SB1</sub>	Standby current	Com'l.		50	70		45	65	mA
	(Both ports TTL level) $CE_L \& CE_R \ge V_{IH}, f = f_{MAX}$	Indust.		65	95		-	_	mA
I <sub>SB2</sub>	Standby current	Com'l.		120	180		110	160	mA
	(One port TTL level) $CE_L \mid CE_R \ge V_{IH}, f = f_{MAX}$	Indust.		135	205		-	_	mA
I <sub>SB3</sub>	Standby current	Com'l.		0.05	0.5		0.05	0.5	mA
	(Both port CMOS level) $CE_L \& CE_R \ge V_{CC} - 0.2V$ , f = 0	Indust.		0.05	0.5		-	_	mA
I <sub>SB4</sub>	Standby current	Com'l.		110	160		100	140	mA
	$\frac{\text{(One port CMOS level)}}{\text{CE}_L \mid \text{CE}_R \ge \text{V}_{\text{IH}}, \text{f = f}_{\text{MAX}}^{[6]}}$	Indust.		125	175	]	-	_	mA


# Capacitance[7]

Parameter	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz},$	10	pF
C <sub>OUT</sub>	Output capacitance	V <sub>CC</sub> = 5.0 V	10	pF

- 4. The voltage on any input or I/O pin cannot exceed the power pin during power up.5. Pulse width < 20 ns.</li>
- 6. f<sub>MAX</sub> = 1/t<sub>RC</sub> = All inputs cycling at f = 1/t<sub>RC</sub> (except output enable). f = 0 means no address or control lines change. This applies only to inputs at CMOS level standby I<sub>SB3</sub>.
  7. Tested initially and after any design or process changes that may affect these parameters.



Figure 2. AC Test Loads and Waveforms



OUTPUT  $R_{TH} = 250 \Omega$  C = 30 pF  $V_{TH} = 1.4 \text{ V}$ OUTPUT •  $V_{TH} = 1.4 \text{ V}$ 

(a) Normal Load (Load 1)


(b) Thévenin Equivalent (Load 1)


(c) Three-State Delay (Load 2) (Used for  $t_{LZ}$ ,  $t_{HZ}$ ,  $t_{HZWE}$ , &  $t_{LZWE}$  including scope and jig)

5 V

 $R1 = 893\Omega$ 

 $R2 = 347\Omega$ 





**Load Derating Curve** 

Capacitance (pF)



# Switching Characteristics Over the Operating Range<sup>[8]</sup>

			CY70	C026A		
Parameter	Description	-	15	-	20	Unit
	Min Max				Max	
READ CYCLE						
t <sub>RC</sub>	Read cycle time	15	_	20	_	ns
t <sub>AA</sub>	Address to data valid	_	15	_	20	ns
t <sub>OHA</sub>	Output hold from address change	3	_	3	_	ns
t <sub>ACE</sub> <sup>[9]</sup>	CE LOW to data valid	_	15	-	20	ns
tnoe	OE LOW to data valid	_	10	_	12	ns
t <sub>LZOE</sub> <sup>[10, 11, 12]</sup>	OE LOW to Low Z	3	_	3	_	ns
t <sub>HZOE</sub> <sup>[10, 11, 12]</sup>	OE HIGH to High Z	-	10	_	12	ns
t <sub>LZCE</sub> [10, 11, 12]	CE LOW to Low Z	3	_	3	_	ns
t <sub>HZCE</sub> <sup>[10, 11, 12]</sup>	CE HIGH to High Z	_	10	_	12	ns
t <sub>PU</sub> <sup>[12]</sup>	CE LOW to Power-up	0	_	0	_	ns
t <sub>PD</sub> <sup>[12]</sup>	CE HIGH to Power-down	_	15	_	20	ns
t <sub>ABE</sub> <sup>[9]</sup>	Byte enable access time	_	15	_	20	ns
WRITE CYCLE			1		•	•
t <sub>WC</sub>	Write cycle time	15	_	20	_	ns
t <sub>SCE</sub> <sup>[9]</sup>	CE LOW to write end	12	_	15	_	ns
t <sub>AW</sub>	Address valid to write end	12	_	15	_	ns
t <sub>HA</sub>	Address hold From write end	0	_	0	_	ns
t <sub>SA</sub> <sup>[9]</sup>	Address setup to write start	0	_	0	_	ns
t <sub>PWE</sub>	Write pulse width	12	_	15	_	ns
t <sub>SD</sub>	Data setup to write end	10	_	15	_	ns
t <sub>HD</sub> <sup>[14]</sup>	Data hold from write end	0	_	0	_	ns
t <sub>HZWE</sub> <sup>[11, 12]</sup>	R/W LOW to High Z	_	10	_	12	ns
t <sub>LZWE</sub> [11, 12]	R/W HIGH to Low Z	3	3 –		_	ns
t <sub>WDD</sub> <sup>[13]</sup>	Write pulse to data delay		30	_	45	ns
t <sub>DDD</sub> <sup>[13]</sup>	Write data valid to read data valid	_	25	_	30	ns

Notes

8. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I<sub>OI</sub>/I<sub>OH</sub> and 30 pF load capacitance.

9. To access RAM, CE = L, UB = L, SEM = H. To access semaphore, CE = H and SEM = L. Either condition must be valid for the entire t<sub>SCE</sub> time.

<sup>10.</sup> At any given temperature and voltage condition for any given device, t<sub>HZCE</sub> is less than t<sub>LZCE</sub> and t<sub>HZCE</sub> is less than t<sub>LZCE</sub>.

11. Test conditions used are Load 2.

<sup>12.</sup> This parameter is guaranteed but not tested.

<sup>13.</sup> For information on port-to-port delay through RAM cells from writing port to reading port, refer to Figure 10. 14. For 15 ns industrial parts t<sub>HD</sub> minimum is 0.5 ns.



# Switching Characteristics Over the Operating Range<sup>[8]</sup> (continued)


Parameter	Description	-	15	-	Unit	
		Min	Max	Min	Max	
BUSY TIMING[15]						
t <sub>BLA</sub>	BUSY LOW from address match	_	15	-	20	ns
t <sub>BHA</sub>	BUSY HIGH from address mismatch	_	15	-	20	ns
t <sub>BLC</sub>	BUSY LOW from CE LOW	_	15		20	ns
t <sub>BHC</sub>	BUSY HIGH from CE HIGH	_	15	_	17	ns
t <sub>PS</sub>	Port setup for priority	5	-	5	_	ns
$t_{WB}$	R/W HIGH after BUSY (Slave)	0	_	0	_	ns
t <sub>WH</sub>	R/W HIGH after BUSY HIGH (Slave)	13	-	15	_	ns
t <sub>BDD</sub> <sup>[16]</sup>	BUSY HIGH to data valid	_	15	_	20	ns
INTERRUPT TIMIN	<b>IG</b> <sup>[15]</sup>					
t <sub>INS</sub>	INT set time	_	15	_	20	ns
t <sub>INR</sub>	INT reset time	_	15	_	20	ns
SEMAPHORE TIM	ING					
t <sub>SOP</sub>	SEM flag update pulse (OE or SEM)	10	_	10	_	ns
t <sub>SWRD</sub>	SEM flag write to read time	5	_	5	_	ns
t <sub>SPS</sub>	SEM flag contention window	5 – 5 –				ns
t <sub>SAA</sub>	SEM address access time	_	15	_	20	ns

## **Data Retention Mode**

The CY7C026A is designed with battery backup in mind. Data retention voltage and supply current are guaranteed over temperature. The following rules ensure data retention:

- 1. Chip Enable (CE) must be held HIGH during data retention, within  $V_{CC}$  to  $V_{CC}$  – 0.2 V.
- 2.  $\overline{\text{CE}}$  must be kept between  $V_{CC}$  0.2 V and 70% of  $V_{CC}$  during the power up and power down transitions.
- 3. The RAM can begin operation >t\_{RC} after  $\rm V_{CC}$  reaches the minimum operating voltage (4.5 V).

# **Timing**



Parameter	Test Conditions <sup>[17]</sup>	Max	Unit
ICC <sub>DR1</sub>	At VCC <sub>DR</sub> = 2 V	1.5	mA

15. Test conditions used are Load 2.

16.  $t_{BDD}$  is a calculated parameter and is the greater of  $t_{WDD}$ – $t_{PWE}$  (actual) or  $t_{DDD}$ – $t_{SD}$  (actual). 17.  $CE = V_{CC}$ ,  $V_{in} = GND$  to  $V_{CC}$ ,  $T_A = 25$  °C. This parameter is guaranteed but not tested.



# **Switching Waveforms**

Figure 3. Read Cycle No.1 (Either Port Address Access)<sup>[18, 19, 20]</sup>




Figure 4. Read Cycle No.2 (Either Port CE/OE Access)[18, 21, 22]





Figure 5. Read Cycle No. 3 (Either Port)  $^{[18,\ 20,\ 21,\ 22]}$ 



- 18. R/W is HIGH for read cycles.

  19. <u>Device</u> is continuously selected <u>CE</u> = V<sub>IL</sub> and <u>UB</u> or <u>LB</u> = V<sub>IL</sub>. This waveform cannot be used for semaphore reads.

  20. <u>OE</u> = V<sub>IL</sub>.

- 21. Address valid prior to or coincident with  $\overline{CE}$  transition LOW.

  22. To access RAM,  $\overline{CE} = V_{IL}$ ,  $\overline{UB}$  or  $\overline{LB} = V_{IL}$ ,  $\overline{SEM} = V_{IH}$ . To access semaphore,  $\overline{CE} = V_{IH}$ ,  $\overline{SEM} = V_{IL}$ .



Figure 6. Write Cycle No. 1: R/W Controlled  $Timing^{[23, 24, 25, 26]}$ 





Figure 7. Write Cycle No. 2: CE Controlled Timing<sup>[23, 24, 25, 31]</sup>



- 23. R/W must be HIGH during all address transitions.

- 23. A write occurs during all address transitions.

  24. A write occurs during the overlap (t<sub>SCE</sub> or t<sub>PWE</sub>) of <u>a LOW CE</u> or <u>SEM</u> and a LOW <u>UB</u> or <u>IB</u>.

  25. t<sub>HA</sub> is measured from the earlier of CE or R/W or (SEM or R/W) going HIGH at the end of write cycle.

  26. If <u>OE</u> is LOW during a R/W controlled write cycle, the write pulse width <u>must</u> be the larger of t<sub>PWE</sub> or (t<sub>HZWE</sub> + t<sub>SD</sub>) to allow the I/O drivers to turn off and data to be placed on the bus for the required t<sub>SD</sub>. If <u>OE</u> is HIGH during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the required t to be placed on the bus for the required t<sub>SD</sub>. If OLD ISTRICT during different states as short as the specified t<sub>PME</sub>.

  27. To access RAM, CE = V<sub>IL</sub>, SEM = V<sub>IH</sub>.

  28. To access upper byte, CE = V<sub>IL</sub>, UB = V<sub>IL</sub>, SEM = V<sub>IH</sub>.

  To access lower byte, CE = V<sub>IL</sub>, LB = V<sub>IL</sub>, SEM = V<sub>IH</sub>.

  29. Transition is measured ±500 mV from steady state with a 5 pF load (including scope and jig). This parameter is sampled and not 100% tested.

- 30. During this period, the I/O pins are in the output state, and input signals must not be applied.

  31. If the CE or SEM LOW transition occurs simultaneously with or after the R/W LOW transition, the outputs remain in the high impedance state.



Figure 8. Semaphore Read After Write Timing, Either Side<sup>[32]</sup>





Figure 9. Timing Diagram of Semaphore Contention  $^{[33,\;34,\;35]}$ 



- Notes

  32. CE = HIGH for the duration of the above timing (both write and read cycle).

  33. I/O<sub>0R</sub> = I/O<sub>0L</sub> = LOW (request semaphore); CE<sub>R</sub> = CE

  = HIGH.

  34. Semaphores are reset (available to both ports) at cycle start.

  35. If t<sub>SPS</sub> is violated, the semaphore is definitely obtained by one side or the other, but which side gets the semaphore is unpredictable.

Document #: 38-06046 Rev. \*F



Figure 10. Timing Diagram of Read with  $\overline{\rm BUSY}$  (M/ $\overline{\rm S}$  = HIGH)[36]





Figure 11. Write Timing with Busy Input ( $M/\overline{S} = LOW$ )



Note  $36.\overline{CE}_L = \overline{CE}_R = LOW.$ 



Figure 12. Busy Timing Diagram No. 1 ( $\overline{\text{CE}}$  Arbitration)[37]






Figure 13. Busy Timing Diagram No. 2 (Address Arbitration)<sup>[37]</sup>

### Left Address Valid First:



## **Right Address Valid First:**



### Note

37. If t<sub>PS</sub> is violated, the busy signal is asserted on one side or the other, but there is no guarantee to which side BUSY is asserted.



Figure 14. Interrupt Timing Diagrams Left Side Sets INT<sub>R</sub>:  $t_{WC}$ ADDRESS<sub>I</sub> WRITE 3FFF t<sub>HA</sub>[38]  $\overline{\mathsf{CE}}_\mathsf{L}$  $R/\overline{W}_L$  $\overline{\mathsf{INT}}_\mathsf{R}$ - t<sub>INS</sub>[39] Right Side Clears INT<sub>R</sub>:  $t_{RC}$ ADDRESS<sub>R</sub> **READ 3FFF**  $\overline{\mathsf{CE}}_\mathsf{R}$ t<sub>INR</sub>[39] 0E<sub>R</sub>  $\overline{\mathsf{INT}}_\mathsf{R}$ Right Side Sets INT<sub>L</sub>:  $t_{WC}$  $ADDRESS_R$ WRITE 3FFE t<sub>HA</sub>[38]  $\overline{\mathsf{CE}}_\mathsf{R}$  $R/\overline{W}_R$  $\overline{\mathsf{INT}}_\mathsf{L}$ t<sub>INS</sub>[39] Left Side Clears INT<sub>L</sub>: **READ 3FFE**  $\mathsf{ADDRESS}_\mathsf{R}$ CEL t<sub>INR</sub>[39]  $R/\overline{W}_L$ OE

### Notes

 $\overline{\mathsf{INT}}_\mathsf{L}$ 

38.  $t_{HA}$  depends on which enable pin  $(\overline{CE}_L \text{ or } \overline{R/W}_L)$  is deasserted first. 39.  $t_{INS}$  or  $t_{INR}$  depends on which enable pin  $(\overline{CE}_L \text{ or } R/\overline{W}_L)$  is asserted last.



Table 1. Non-Contending Read/Write

	Inputs						utputs	
CE	R/W	OE	UB	LB	SEM	I/O <sub>8</sub> –I/O <sub>15</sub>	I/O <sub>0</sub> -I/O <sub>7</sub>	Operation
Н	Х	Х	Х	Х	Н	High Z	High Z	Deselected: Power-down
Х	Х	Х	Н	Н	Н	High Z	High Z	Deselected: Power-down
L	L	Х	L	Н	Н	Data in	High Z	Write to upper byte only
L	L	Х	Н	L	Н	High Z	Data in	Write to lower byte only
L	L	Х	L	L	Н	Data in	Data in	Write to both bytes
L	Н	L	L	Н	Н	Data out	High Z	Read upper byte only
L	Н	L	Н	L	Н	High Z	Data out	Read lower byte only
L	Н	L	L	L	Н	Data out	Data out	Read both bytes
Х	Х	Н	Х	Х	Х	High Z	High Z	Outputs disabled
Н	Н	L	Х	Х	L	Data out	Data out	Read data in semaphore flag
Х	Н	L	Н	Н	L	Data out	Data out	Read data in semaphore flag
Н		Х	Х	Х	L	Data in	Data in	Write D <sub>IN0</sub> into semaphore flag
Х		Х	Н	Н	L	Data in	Data in	Write D <sub>IN0</sub> into semaphore flag
L	Х	Х	L	Х	L			Not allowed
L	Х	Х	Х	L	L			Not allowed

Table 2. Interrupt Operation Example (assumes  $\overline{\text{BUSY}}_{\text{L}} = \overline{\text{BUSY}}_{\text{R}} = \text{HIGH}$ )

	Left Port					Right Port				
Function	R/W <sub>L</sub>	CEL	OEL	A <sub>0L-13L</sub>	INTL	R/W <sub>R</sub>	CER	OER	A <sub>0R-13R</sub>	INT <sub>R</sub>
Set right INT <sub>R</sub> flag	L	L	Х	3FFF	Х	Х	Х	Х	Х	L <sup>[41]</sup>
Reset right INT <sub>R</sub> flag	Х	Х	Х	X	Х	Х	L	L	3FFF	H <sup>[40]</sup>
Set left INT <sub>L</sub> flag	Х	Х	Х	X	L <sup>[40]</sup>	L	L	Х	3FFE	Х
Reset left INT <sub>L</sub> flag	Х	L	L	3FFE	H <sup>[41]</sup>	Х	Х	Х	Х	Х

**Table 3. Semaphore Operation Example** 

Function	I/O <sub>0</sub> -I/O <sub>15</sub> Left	I/O <sub>0</sub> -I/O <sub>15</sub> Right	Status
No action	1	1	Semaphore free
Left port writes 0 to semaphore	0	1	Left port has semaphore token
Right port writes 0 to semaphore	0	1	No change. Right side has no write access to semaphore
Left port writes 1 to semaphore	1	0	Right port obtains semaphore token
Left port writes 0 to semaphore	1	0	No change. Left port has no write access to semaphore
Right port writes 1 to semaphore	0	1	Left port obtains semaphore token
Left port writes 1 to semaphore	1	1	Semaphore free
Right port writes 0 to semaphore	1	0	Right port has semaphore token
Right port writes 1 to semaphore	1	1	Semaphore free
Left port writes 0 to semaphore	0	1	Left port has semaphore token
Left port writes 1 to semaphore	1	1	Semaphore free




# **Ordering Information**

## 16K x16 Asynchronous Dual-Port SRAM

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
15	CY7C026A-15AXI	A100	100-Pin Pb-free Thin Quad Flat Pack	Industrial
20	CY7C026A-20AC	A100	100-Pin Thin Quad Flat Pack	Commercial
	CY7C026A-20AXC	A100	100-Pin Pb-free Thin Quad Flat Pack	


## **Ordering Code Definition**





# **Package Diagram**

Figure 15. 100-Pin Pb-free Thin Plastic Quad Flat Pack (TQFP) A100



## **Acronyms**

Acronym	Description
CMOS	complementary metal oxide semiconductor
TQFP	thin quad plastic flatpack
I/O	input/output
SRAM	static random access memory

### **Document Conventions**

### **Units of Measure**

Symbol	Unit of Measure			
ns	nano seconds			
V	Volts			
μA	micro Amperes			
mA	milli Amperes			
Ω	Ohms			
mV	milli Volts			
MHz	Mega Hertz			
pF	pico Farad			
W	Watts			
°C	degree Celcius			



# **Document History Page**

Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
**	110198	SZV	09/29/01	Change from Spec number: 38-00832 to 38-06046
*A	122296	RBI	12/27/02	Power up requirements added to Maximum Ratings Information
*B	237621	YDT	See ECN	Removed cross information from features section
*C	393454	YIM	See ECN	Added Pb-free Logo
				Added Pb-free parts to ordering information:
				CY7C026A-15AXC, CY7C026A-20AXC
*D	2623540	VKN/PYRS	12/17/08	Added CY7C026B part Added CY7C026A-15AXI part in the Ordering Information table
*E	2896038	RAME	03/19/10	Removed inactive parts from ordering information table Updated package diagram
*F	3081925	ADMU	11/10/2010	Changed title from CY7C026A/026B, CY7C036A 16K X 16/18 DUAL-POR STATIC RAM to CY7C026A 16K X 16 DUAL- PORT STATIC RAM Removed all information on CY7C026B and CY7C036A Removed information on speed bin 12.  Added Acronyms and Units of Measure table.  Added Ordering Code Definition.  Updated as per new template



## Sales, Solutions, and Legal Information

### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.

### **Products**

Automotive cypress.com/go/automotive Clocks & Buffers cypress.com/go/clocks Interface cypress.com/go/interface cypress.com/go/interface cypress.com/go/powerpsoc

cypress.com/go/plc
Memory cypress.com/go/memory
Optical & Image Sensing cypress.com/go/image
PSoC cypress.com/go/psoc
Touch Sensing cypress.com/go/touch
USB Controllers cypress.com/go/USB
Wireless/RF cypress.com/go/wireless

### **PSoC Solutions**

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2009-2010. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document #: 38-06046 Rev. \*F

Revised November 10, 2010

Page 20 of 20

All products and company names mentioned in this document may be the trademarks of their respective holders.