

# CY62136ESL MoBL<sup>®</sup>

# 2 Mbit (128K x 16) Static RAM

### Features

- Very high speed: 45 ns
- Wide voltage range: 2.2 V to 3.6 V and 4.5 V to 5.5 V
- Ultra low standby power
   Typical standby current: 1 μA
   Maximum standby current: 7 μA
- Ultra low active power
   Typical active current: 2 mA at f = 1 MHz
- Easy memory expansion with CE and OE features
- Automatic power-down when deselected
- Complementary metal oxide semiconductor (CMOS) for optimum speed and power
- Available in Pb-free 44-pin thin small outline package (TSOP) II package

### **Functional Description**

The CY62136ESL is a high performance CMOS static RAM organized as 128K words by 16 bits. This device features advanced circuit design to provide ultra low active current. This is ideal for providing More Battery Life<sup>™</sup> (MoBL<sup>®</sup>) in portable


applications such as cellular telephones. The device also has an automatic power down feature that reduces power consumption when addresses are not toggling. Placing the device into standby mode reduces power consumption by more than 99% when deselected ( $\overline{CE}$  HIGH). The input and output pins (I/O<sub>0</sub> through I/O<sub>15</sub>) are placed in a high impedance state when the device is deselected ( $\overline{CE}$  HIGH), the outputs are disabled ( $\overline{OE}$  HIGH), both Byte High Enable and Byte Low Enable are disabled (BHE, BLE HIGH) or during a write operation ( $\overline{CE}$  LOW and WE LOW).

To write to the device, take Chip Enable  $\overline{(CE)}$  and Write Enable  $\overline{(WE)}$  inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>) is written into the location specified on the address pins (A<sub>0</sub> through A<sub>16</sub>). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O<sub>8</sub> through I/O<sub>15</sub>) is written into the location specified on the address pins (A<sub>0</sub> through A<sub>16</sub>).

To read <u>from</u> the device, take Chip Enable ( $\overline{CE}$ ) and Output Enable ( $\overline{OE}$ ) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins appears on I/O<sub>0</sub> to I/O<sub>7</sub>. If Byte High Enable (BHE) is LOW, then data from memory appears on I/O<sub>8</sub> to I/O<sub>15</sub>. See the "Truth Table" on page 11 for a complete description of read and write modes.

For best practice recommendations, refer to the Cypress application note AN1064, SRAM System Guidelines.

### Logic Block Diagram



Cypress Semiconductor Corporation Document #: 001-48147 Rev. \*C 198 Champion Court

San Jose, CA 95134-1709 • 408-943-2600 Revised January 03, 2011



## Contents

| Pin Configuration              | 3 |
|--------------------------------|---|
| Product Portfolio              | 3 |
| Maximum Ratings                | 4 |
| Operating Range                | 4 |
| Electrical Characteristics     | 4 |
| Thermal Resistance             | 5 |
| Capacitance.                   | 5 |
| Data Retention Characteristics | 6 |
| Data Retention Waveform        | 6 |
| Switching Characteristics      | 7 |
| Switching Waveforms            | 8 |
|                                |   |

| Truth Table                                                                               | 11 |
|-------------------------------------------------------------------------------------------|----|
| Ordering Information<br>Ordering Code Definition                                          |    |
| Package Diagram                                                                           |    |
| Acronyms                                                                                  | 13 |
| Document Conventions<br>Units of Measure                                                  |    |
| Document History Page                                                                     | 14 |
| Sales, Solutions, and Legal Information<br>Worldwide Sales and Design Support<br>Products | 15 |
| PSoC Solutions                                                                            | 15 |





## **Pin Configuration**

Figure 1. 44-Pin TSOP II (Top View) [1]

| A 4 3 2 1 6 U U U U U U U U U U U U U U U U U U       | 0<br>1<br>2<br>3<br>4<br>5<br>6<br>7<br>8<br>9<br>10<br>11<br>12<br>13<br>14<br>15<br>16<br>17<br>18<br>19 | 44<br>43<br>42<br>41<br>40<br>39<br>38<br>37<br>36<br>35<br>34<br>33<br>32<br>31<br>30<br>29<br>28<br>27<br>26 | A <sub>5</sub><br>A <sub>6</sub><br>A <sub>7</sub><br>O<br>B<br>B<br>B<br>C<br>15<br>14<br>1/0<br>13<br>1/0<br>12<br>V<br>C<br>C<br>11<br>0<br>0<br>9<br>8<br>C<br>C<br>11<br>0<br>NO<br>8<br>8<br>C<br>C<br>11<br>0<br>NO<br>8<br>8<br>C<br>C<br>11<br>10<br>0<br>10<br>10<br>10<br>10<br>10<br>10<br>10<br>10<br>10<br>10<br>1 |
|-------------------------------------------------------|------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| WE C                                                  | 17<br>18                                                                                                   | 28<br>27                                                                                                       |                                                                                                                                                                                                                                                                                                                                  |
| A <sub>14</sub><br>A <sub>13</sub><br>A <sub>12</sub> | 20<br>21<br>22                                                                                             | 25<br>24<br>23                                                                                                 | $\begin{array}{c} A_{10} \\ A_{11} \\ A_{11} \\ NC \end{array}$                                                                                                                                                                                                                                                                  |

## **Product Portfolio**

|            |            |                                          |       |                                  |     |                          | Power Dissipation |                           |     |  |  |
|------------|------------|------------------------------------------|-------|----------------------------------|-----|--------------------------|-------------------|---------------------------|-----|--|--|
| Product    | Range      | V <sub>CC</sub> Range (V) <sup>[2]</sup> | Speed | Operating I <sub>CC</sub> , (mA) |     |                          |                   | Standby, I <sub>SB2</sub> |     |  |  |
| Floadet    | Range      |                                          | (ns)  | f = 1MHz                         |     | 1Hz f = f <sub>max</sub> |                   | (μ <b>A</b> )             |     |  |  |
|            |            |                                          |       | <b>Typ</b> [3]                   | Мах | <b>Typ</b> [3]           | Мах               | <b>Typ</b> [3]            | Max |  |  |
| CY62136ESL | Industrial | 2.2 V to 3.6 V and 4.5 V to 5.5 V        | 45    | 2                                | 2.5 | 15                       | 20                | 1                         | 7   |  |  |

Notes

NC pins are not connected on the die.
 Datasheet specifications are not guaranteed for V<sub>CC</sub> in the range of 3.6 V to 4.5 V
 Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = 3V, and V<sub>CC</sub> = 5V, T<sub>A</sub> = 25 °C

Page 3 of 15



## Maximum Ratings

Exceeding the maximum ratings may impair the useful life of the device. These user guidelines are not tested.

| Storage temperature                                                | 65 °C to +150 °C |
|--------------------------------------------------------------------|------------------|
| Ambient temperature with power applied                             | 55 °C to +125 °C |
| Supply voltage to ground potential                                 | –0.5 V to 6.0 V  |
| DC voltage applied to outputs<br>in High-Z State <sup>[4, 5]</sup> | –0.5 V to 6.0 V  |

## **Electrical Characteristics**

DC input voltage<sup>[4, 5]</sup>.....-0.5 V to 6.0 V Output current into outputs (LOW) ...... 20 mA

Static discharge voltage.....>2001 V (MIL-STD-883, Method 3015)Latch up current ...... >200 mA

## **Operating Range**

| Device     | ice Range Ambient<br>Temperature |                  | <b>V<sub>CC</sub></b> <sup>[6]</sup> |
|------------|----------------------------------|------------------|--------------------------------------|
| CY62136ESL | Industrial                       | –40 °C to +8 5°C | 2.2 V–3.6 V,<br>and 4.5 V–5.5 V      |

Over the Operating Range

| Parameter                      | Description                                         | Test Co                                                                                                                                       | Test Conditions                                 |      | <b>Typ</b> [7] | Max                   | Unit |
|--------------------------------|-----------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------|------|----------------|-----------------------|------|
| V <sub>OH</sub>                | Output HIGH voltage                                 | 2.2 <u>&lt;</u> V <sub>CC</sub> <u>&lt;</u> 2.7                                                                                               | I <sub>OH</sub> = -0.1 mA                       | 2.0  | _              | -                     | V    |
|                                |                                                     | 2.7 <u>&lt;</u> V <sub>CC</sub> <u>&lt;</u> 3.6                                                                                               | I <sub>OH</sub> = -1.0 mA                       | 2.4  | _              | -                     | 1    |
|                                |                                                     | 4.5 <u>&lt;</u> V <sub>CC</sub> <u>&lt;</u> 5.5                                                                                               | I <sub>OH</sub> = -1.0 mA                       | 2.4  | _              | -                     | 1    |
| V <sub>OL</sub>                | Output LOW voltage                                  | 2.2 <u>&lt;</u> V <sub>CC</sub> <u>&lt;</u> 2.7                                                                                               | I <sub>OL</sub> = 0.1 mA                        | _    | -              | 0.4                   | V    |
|                                |                                                     | 2.7 <u>&lt;</u> V <sub>CC</sub> <u>&lt;</u> 3.6                                                                                               | I <sub>OL</sub> = 2.1 mA                        | _    | _              | 0.4                   | 1    |
|                                |                                                     | 4.5 <u>&lt;</u> V <sub>CC</sub> <u>&lt;</u> 5.5                                                                                               | I <sub>OL</sub> = 2.1 mA                        | _    | -              | 0.4                   | 1    |
| V <sub>IH</sub>                | Input HIGH voltage                                  | 2.2 <u>&lt;</u> V <sub>CC</sub> <u>&lt;</u> 2.7                                                                                               |                                                 | 1.8  | -              | V <sub>CC</sub> + 0.3 | V    |
|                                |                                                     | $2.7 \le V_{CC} \le 3.6$                                                                                                                      |                                                 | 2.2  | -              | V <sub>CC</sub> + 0.3 |      |
|                                |                                                     | 4.5 ≤ V <sub>CC</sub> ≤ 5.5                                                                                                                   |                                                 | 2.2  | -              | V <sub>CC</sub> + 0.5 |      |
| V <sub>IL</sub>                | Input LOW voltage                                   | 2.2 <u>&lt;</u> V <sub>CC</sub> <u>&lt;</u> 2.7                                                                                               | -0.3                                            | -    | 0.6            | V                     |      |
|                                |                                                     | $2.7 \le V_{CC} \le 3.6$                                                                                                                      |                                                 | -0.3 | -              | 0.8                   |      |
|                                |                                                     | $4.5 \le V_{CC} \le 5.5$                                                                                                                      |                                                 | -0.5 | -              | 0.8                   |      |
| I <sub>IX</sub>                | Input leakage current                               | $GND \leq V_1 \leq V_{CC}$                                                                                                                    |                                                 | -1   | -              | +1                    | μA   |
| I <sub>OZ</sub>                | Output leakage current                              | GND <u>&lt;</u> V <sub>O</sub> <u>&lt;</u> V <sub>CC</sub> , Output d                                                                         | isabled                                         | -1   | -              | +1                    | μA   |
| I <sub>CC</sub>                | V <sub>CC</sub> Operating supply                    | $f = f_{max} = 1/t_{RC}$                                                                                                                      | V <sub>CC</sub> = V <sub>CCmax</sub>            | _    | 15             | 20                    | mA   |
|                                | current                                             | f = 1 MHz                                                                                                                                     | I <sub>OUT</sub> = 0 mA, CMOS levels            | _    | 2              | 2.5                   | -    |
| I <sub>SB1<sup>[8]</sup></sub> | Automatic CE<br>power-down current —<br>CMOS inputs | $\overline{CE} \ge V_{CC} - 0.2 \text{ V}, \text{ V}_{IN} \ge \text{ V}$<br>f = f <sub>max</sub> (Address and data<br>f = 0 (OE, BHE, BLE and | -                                               | 1    | 7              | μA                    |      |
| I <sub>SB2<sup>[8]</sup></sub> | Automatic CE<br>power-down current —<br>CMOS inputs | $\frac{\overline{CE} \ge V_{CC} - 0.2 \text{ V}, \text{ V}_{IN} \ge \text{ V}}{\text{f} = 0, \text{ V}_{CC} = \text{ V}_{CC(max)}}$           | $V_{\rm CC} - 0.2$ V or $V_{\rm IN} \le 0.2$ V, | _    | 1              | 7                     | μA   |

Notes

- 4.  $V_{IL}(min) = -2.0 V$  for pulse durations less than 20 ns.

- V<sub>IL</sub>(Imin) = -2.0 v for pulse durations less than 20 ns.
   V<sub>IL</sub>(max) = V<sub>CC</sub> + 0.75 V for pulse durations less than 20 ns.
   Full Device AC operation assumes a 100 μs ramp time from 0 to V<sub>CC</sub> (min) and 200 μs wait time after V<sub>CC</sub> stabilization.
   Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = 3 V, and V<sub>CC</sub> = 5V, T<sub>A</sub> = 25 °C.
   Chip enable (CE) and byte enables (BHE and BLE) need to be tied to CMOS levels to meet the I<sub>SB1</sub> / I<sub>SB2</sub> / I<sub>CCDR</sub> spec. Other inputs can be left floating.



## Capacitance.


| Parameter <sup>[9]</sup> | Description        | Max                                         | Unit |    |
|--------------------------|--------------------|---------------------------------------------|------|----|
| C <sub>IN</sub>          | Input capacitance  | $T_{A} = 25 \text{ °C}, f = 1 \text{ MHz},$ | 10   | pF |
| C <sub>OUT</sub>         | Output capacitance | $V_{CC} = V_{CC(typ)}$                      | 10   | pF |

## **Thermal Resistance**

 $V_{TH}$ 

| Parameter <sup>[9]</sup> | Description                              | Test Conditions                                                        | TSOP II | Unit   |
|--------------------------|------------------------------------------|------------------------------------------------------------------------|---------|--------|
| $\Theta_{JA}$            |                                          | Still Air, soldered on a 3 × 4.5 inch, two-layer printed circuit board | 77      | °C / W |
| Θ <sub>JC</sub>          | Thermal resistance<br>(Junction to case) |                                                                        | 13      | °C / W |

#### Figure 2. AC Test Loads and Waveforms



1.75

1.77

Note 9. Tested initially and after any design or process changes that may affect these parameters

1.20

V




## **Data Retention Characteristics**

#### Over the Operating Range

| Parameter                         | Description                          | Conditions                                                                                                                                                   |                         |     | <b>Typ</b> <sup>[10]</sup> | Max | Unit |
|-----------------------------------|--------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------|-----|----------------------------|-----|------|
| V <sub>DR</sub>                   | V <sub>CC</sub> for data retention   |                                                                                                                                                              |                         | 1.0 | -                          | -   | V    |
| I <sub>CCDR</sub> <sup>[11]</sup> | Data retention current               | $\label{eq:cell} \begin{split} \overline{CE} &\geq V_{CC} - 0.2 \text{ V}, \\ V_{IN} &\geq V_{CC} - 0.2 \text{ V or } V_{IN} \leq 0.2 \text{ V} \end{split}$ | V <sub>CC</sub> = 1.0 V | _   | 0.8                        | 3   | μA   |
| t <sub>CDR</sub> <sup>[12]</sup>  | Chip deselect to data retention time |                                                                                                                                                              |                         | 0   | -                          | -   | ns   |
| t <sub>R</sub> <sup>[13]</sup>    | Operation recovery time              |                                                                                                                                                              |                         | 45  | -                          | -   | ns   |

### **Data Retention Waveform**

#### Figure 3. Data Retention Waveform



Notes

10. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at VCC = VCC(typ), TA = 25 °C 11. Chip enable ( $\overline{CE}$ ) and byte enables ( $\overline{BHE}$  and  $\overline{BLE}$ ) need to be tied to CMOS levels to meet the  $I_{SB1} / I_{SB2} / I_{CCDR}$  specification. Other inputs can be left floating

- 12. Tested initially and after any design or process changes that may affect these parameters
- 13. Full device operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min)</sub>  $\ge$  100 µs or stable at V<sub>CC(min)</sub>  $\ge$  100 µs



## Switching Characteristics

Over the Operating Range


| <b>D</b> = == = = = = = [1/, 15] | Description                                | 45  | ns  | 11   |
|----------------------------------|--------------------------------------------|-----|-----|------|
| Parameter <sup>[14,15]</sup>     | Description                                | Min | Max | Unit |
| Read Cycle                       |                                            |     | •   |      |
| t <sub>RC</sub>                  | Read cycle time                            | 45  | _   | ns   |
| t <sub>AA</sub>                  | Address to data valid                      | _   | 45  | ns   |
| t <sub>OHA</sub>                 | Data hold from address change              | 10  | -   | ns   |
| t <sub>ACE</sub>                 | CE LOW to data valid                       | -   | 45  | ns   |
| t <sub>DOE</sub>                 | OE LOW to data valid                       | -   | 22  | ns   |
| t <sub>LZOE</sub>                | OE LOW to Low Z <sup>[16]</sup>            | 5   | -   | ns   |
| t <sub>HZOE</sub>                | OE HIGH to High Z <sup>[16, 17]</sup>      | -   | 18  | ns   |
| t <sub>LZCE</sub>                | CE LOW to Low Z <sup>[16]</sup>            | 10  | -   | ns   |
| t <sub>HZCE</sub>                | CE HIGH to High Z <sup>[16, 17]</sup>      | -   | 18  | ns   |
| t <sub>PU</sub>                  | CE LOW to power-up                         | 0   | -   | ns   |
| t <sub>PD</sub>                  | CE HIGH to ower-down                       | -   | 45  | ns   |
| t <sub>DBE</sub>                 | BLE/BHE LOW to data valid                  | -   | 22  | ns   |
| t <sub>LZBE</sub>                | BLE/BHE LOW to Low Z <sup>[16]</sup>       | 5   | -   | ns   |
| t <sub>HZBE</sub>                | BLE/BHE HIGH to High Z <sup>[16, 17]</sup> | -   | 18  | ns   |
| Write Cycle <sup>[18]</sup>      |                                            |     |     |      |
| t <sub>WC</sub>                  | Write cycle time                           | 45  | -   | ns   |
| t <sub>SCE</sub>                 | CE LOW to write end                        | 35  | -   | ns   |
| t <sub>AW</sub>                  | Address setup to write end                 | 35  | -   | ns   |
| t <sub>HA</sub>                  | Address hold from write end                | 0   | -   | ns   |
| t <sub>SA</sub>                  | Address setup to write start               | 0   | -   | ns   |
| t <sub>PWE</sub>                 | WE pulse width                             | 35  | -   | ns   |
| t <sub>BW</sub>                  | BLE/BHE LOW to write end                   | 35  | -   | ns   |
| t <sub>SD</sub>                  | Data setup to write end                    | 25  | -   | ns   |
| t <sub>HD</sub>                  | Data hold from write end                   | 0   | -   | ns   |
| t <sub>HZWE</sub>                | WE LOW to High Z <sup>[16, 17]</sup>       | -   | 18  | ns   |
| t <sub>LZWE</sub>                | WE HIGH to Low Z <sup>[16]</sup>           | 10  | _   | ns   |


Notes


Notes
14. Test conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3 V, and output loading of the specified l<sub>QL</sub>/l<sub>QH</sub> as shown in the <u>AC</u> Test Loads and Waveforms on page 5
15. AC timing parameters are subject to byte enable signals (BHE or BLE) not switching when chip is disabled. See application note AN13842 for further clarification 16. At any temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZBE</sub> is less than t<sub>LZDE</sub>, t<sub>HZCE</sub> is less than t<sub>LZDE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any device 17. t<sub>HZDE</sub>, t<sub>HZDE</sub>, t<sub>HZDE</sub>, t<sub>HZDE</sub>, t<sub>HZDE</sub>, t<sub>HZDE</sub>, t<sub>HZDE</sub>, t<sub>HZDE</sub>, the memory is defined by the overlap of WE, CE = V<sub>IL</sub>, BHE, BLE or both = V<sub>IL</sub>. All signals must be active to initiate a write and any of these signals can terminate a write by going inactive. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.



## **Switching Waveforms**








Notes

19. The device is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{IL}$ ,  $\overline{BHE}$ ,  $\overline{BLE}$ , or both =  $V_{IL}$ . 20. WE is HIGH for read cycle.


21. Address valid before or similar to CE, BHE, BLE transition LOW.



## Switching Waveforms (continued)



#### Figure 7. Write Cycle 2: CE Controlled [22, 23, 24]



#### Notes

- 22. The internal write time of the memory is defined by the overlap of WE,  $\overline{CE}$  = VIL,  $\overline{BHE}$  and/or  $\overline{BLE}$  = VIL. All signals are ACTIVE to initiate a write and any of these signals terminate a write by going INACTIVE. The data input setup and hold timing are referenced to the edge of the signal that terminates the write. 23. Data I/O is high impedance if  $\overline{OE}$  = V<sub>IH</sub>. 24. If  $\overline{CE}$  goes HIGH simultaneously with WE = V<sub>IH</sub>, the output remains in a high impedance state. 25. During this period, the I/Os are in output state. Do not apply input signals.



## Switching Waveforms (continued)





Figure 8. Write Cycle 3: WE Controlled, OE LOW [26]

Figure 9. Write Cycle 4: BHE/BLE Controlled, OE LOW [26]



#### Notes

26. If  $\overline{CE}$  goes HIGH simultaneously with  $\overline{WE}$  = VIH, the output remains in a high impedance state. 27. During this period, the I/Os are in output state. Do not apply input signals.



### **Truth Table**

| <b>CE</b> <sup>[28]</sup> | WE | OE | BHE               | BLE               | Inputs/Outputs                                                                                   | Mode                | Power                      |
|---------------------------|----|----|-------------------|-------------------|--------------------------------------------------------------------------------------------------|---------------------|----------------------------|
| Н                         | Х  | Х  | X <sup>[28]</sup> | X <sup>[28]</sup> | High Z                                                                                           | Deselect/power-down | Standby (I <sub>SB</sub> ) |
| L                         | Х  | Х  | Н                 | Н                 | High Z                                                                                           | Output disabled     | Active (I <sub>CC</sub> )  |
| L                         | Н  | L  | L                 | L                 | Data out (I/O <sub>0</sub> –I/O <sub>15</sub> )                                                  | Read                | Active (I <sub>CC</sub> )  |
| L                         | Н  | L  | Н                 | L                 | Data out (I/O <sub>0</sub> –I/O <sub>7</sub> );<br>I/O <sub>8</sub> –I/O <sub>15</sub> in High-Z | Read                | Active (I <sub>CC</sub> )  |
| L                         | Н  | L  | L                 | Н                 | Data out (I/O <sub>8</sub> –I/O <sub>15</sub> );<br>I/O <sub>0</sub> –I/O <sub>7</sub> in High-Z | Read                | Active (I <sub>CC</sub> )  |
| L                         | Н  | Н  | L                 | L                 | High-Z                                                                                           | Output disabled     | Active (I <sub>CC</sub> )  |
| L                         | Н  | Н  | Н                 | L                 | High-Z                                                                                           | Output disabled     | Active (I <sub>CC</sub> )  |
| L                         | Н  | Н  | L                 | Н                 | High-Z                                                                                           | Output disabled     | Active (I <sub>CC</sub> )  |
| L                         | L  | Х  | L                 | L                 | Data in (I/O <sub>0</sub> –I/O <sub>15</sub> )                                                   | Write               | Active (I <sub>CC</sub> )  |
| L                         | L  | х  | Н                 | L                 | Data in (I/O <sub>0</sub> –I/O <sub>7</sub> );<br>I/O <sub>8</sub> –I/O <sub>15</sub> in High-Z  | Write               | Active (I <sub>CC</sub> )  |
| L                         | L  | Х  | L                 | Н                 | Data in (I/O <sub>8</sub> –I/O <sub>15</sub> );<br>I/O <sub>0</sub> –I/O <sub>7</sub> in High-Z  | Write               | Active (I <sub>CC</sub> )  |


Note 28. The 'X' (Don't care) state for the Chip enable (CE) and Byte enables (BHE and BLE) in the truth table refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted.



## **Ordering Information**


| Speed<br>(ns) | Ordering Code     | Package<br>Diagram | Package Type                  | Operating<br>Range |
|---------------|-------------------|--------------------|-------------------------------|--------------------|
| 45            | CY62136ESL-45ZSXI | 51-85087           | 44-Pin TSOP Type II (Pb-free) | Industrial         |

#### **Ordering Code Definition**





## Package Diagram



#### Figure 10. 44-Pin TSOP II, 51-85087

## Acronyms

| Acronym | Description                             |  |
|---------|-----------------------------------------|--|
| BHE     | byte high enable                        |  |
| BLE     | byte low enable                         |  |
| CMOS    | complementary metal oxide semiconductor |  |
| CE      | chip enable                             |  |
| I/O     | input/output                            |  |
| OE      | output enable                           |  |
| SRAM    | static random access memory             |  |
| TSOP    | thin small outline package              |  |
| VFBGA   | very fine ball gird array               |  |
| WE      | write enable                            |  |

## **Document Conventions**

#### **Units of Measure**

| Symbol | Unit of Measure |  |
|--------|-----------------|--|
| °C     | degrees Celsius |  |
| μΑ     | microamperes    |  |
| mA     | milliampere     |  |
| MHz    | megahertz       |  |
| ns     | nanoseconds     |  |
| pF     | picofarads      |  |
| V      | volts           |  |
| Ω      | ohms            |  |
| W      | watts           |  |

Document #: 001-48147 Rev. \*C



# **Document History Page**

| Document Title: CY62136ESL MoBL <sup>®</sup> 2 Mbit (128K x 16) Static RAM<br>Document Number: 001-48147 |         |                    |                    |                                                                                                                                                                                                                                                                                                                |  |
|----------------------------------------------------------------------------------------------------------|---------|--------------------|--------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|
| Rev.                                                                                                     | ECN No. | Orig. of<br>Change | Submission<br>Date | Description of Change                                                                                                                                                                                                                                                                                          |  |
| **                                                                                                       | 2615537 | VKN/PYRS           | 12/03/08           | New Data Sheet                                                                                                                                                                                                                                                                                                 |  |
| *A                                                                                                       | 2718906 | VKN                | 06/15/2009         | Post to external web                                                                                                                                                                                                                                                                                           |  |
| *В                                                                                                       | 2944332 | VKN                | 06/04/2010         | Added Contents<br>Added footnote for I <sub>SB2</sub> parameter in Electrical Characteristics<br>Added Footnote 2 in Switching Characteristics<br>Added footnote related to Chip enable and Byte enables in Truth Table<br>Updated Package Diagram<br>Updated links in Sales, Solutions, and Legal Information |  |
| *C                                                                                                       | 3126445 | RAME               | 01/03/2011         | Updated datasheet as per new template<br>Added Acronyms and Units of MeasureTable<br>Added Ordering Code Definition<br>Converted all tablenote to footnote.                                                                                                                                                    |  |



### Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

| Automotive               | cypress.com/go/automotive |
|--------------------------|---------------------------|
| Clocks & Buffers         | cypress.com/go/clocks     |
| Interface                | cypress.com/go/interface  |
| Lighting & Power Control | cypress.com/go/powerpsoc  |
|                          | cypress.com/go/plc        |
| Memory                   | cypress.com/go/memory     |
| Optical & Image Sensing  | cypress.com/go/image      |
| PSoC                     | cypress.com/go/psoc       |
| Touch Sensing            | cypress.com/go/touch      |
| USB Controllers          | cypress.com/go/USB        |
| Wireless/RF              | cypress.com/go/wireless   |
|                          |                           |

#### **PSoC Solutions**

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2008-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document #: 001-48147 Rev. \*C

#### Revised January 03, 2011

Page 15 of 15

MoBL is a registered trademark and More Battery Life is a trademark of Cypress Semiconductor. All product and company names mentioned in this document are the trademarks of their respective holders.