

# 1-Mbit (128K x 8) Static RAM

#### **Features**

- Temperature Ranges
  - Commercial: 0°C to 70°C
  - Industrial: -40°C to 85°C
  - Automotive-A: -40°C to 85°CAutomotive-E: -40°C to 125°C
- 4.5V-5.5V operation
- · CMOS for optimum speed/power
- Low active power (70 ns Commercial, Industrial, Automotive-A)
  - 82.5 mW (max.) (15 mA)
- Low standby power (55/70 ns Commercial, Industrial, Automotive-A)
  - 110  $\mu$ W (max.) (15  $\mu$ A)
- · Automatic power-down when deselected
- TTL-compatible inputs and outputs
- Easy memory expansion with  $\overline{CE}_1$ ,  $CE_2$ , and  $\overline{OE}$  options
- Available in Pb-free and non-Pb-free 32-pin (450 mil-wide) SOIC, 32-pin STSOP and 32-pin TSOP-I

#### Functional Description[1]


The CY62128BN is a high-performance CMOS static RAM organized as 128K words by 8 bits. Easy memory expansion is provided by an active LOW Chip Enable (CE<sub>1</sub>), an active HIGH Chip Enable (CE<sub>2</sub>), an active LOW Output Enable (OE), and tri-state drivers. This device has an automatic power-down feature that reduces power consumption by more than 75% when deselected.

Writing to the device is accomplished by taking Chip Enable One  $(\overline{CE}_1)$  and Write Enable  $(\overline{WE})$  inputs LOW and Chip Enable Two  $(\overline{CE}_2)$  input HIGH. Data on the eight I/O pins  $(\overline{I}/O_0)$  through  $\overline{I}/O_7$ ) is then written into the location specified on the address pins  $(A_0$  through  $A_{16}$ ).

Reading from the device is accomplished by taking Chip Enable One ( $\overline{\text{CE}_1}$ ) and Output Enable ( $\overline{\text{OE}}$ ) LOW while forcing Write Enable ( $\overline{\text{WE}}$ ) and Chip Enable Two ( $\overline{\text{CE}_2}$ ) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

The eight input/output pins (I/O<sub>0</sub> through I/O<sub>7</sub>) are placed in a high-impedance state when the device is deselected ( $\overline{CE}_1$  HIGH or  $\overline{CE}_2$  LOW), the outputs are disabled ( $\overline{OE}_1$ HIGH), or during a write operation ( $\overline{CE}_1$  LOW,  $\overline{CE}_2$  HIGH, and  $\overline{WE}$  LOW).





## **Pin Configuration**

	Top View									
SOIC										
NC 614 412 47 66 65 44 83 82 41 40 60 11 11 11 11 11 11 11 11 11 11 11 11 11	1 O 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16	32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17	V <sub>C</sub>	5 2 E 3 1 1 0 1 7 6 5 4						

#### Note

1. For best-practice recommendations, please refer to the Cypress application note "System Design Guidelines" on http://www.cypress.com.

Cypress Semiconductor Corporation Document #: 001-06498 Rev. \*B

198 Champion Court

San Jose, CA 95134-1709


-1709 • 408-943-2600 Revised March 25, 2010



#### **Product Portfolio**

						Power Dissipation			
			V <sub>CC</sub> Range (	V)	Speed	Operating, I <sub>CC</sub> (mA) Standby, I <sub>SB2</sub>			I <sub>SB2</sub> (μ <b>A</b> )
Pro	duct	Min.	<b>Typ</b> . <sup>[2]</sup>	Max.	(ns)	Typ. <sup>[2]</sup>	Max.	Typ. <sup>[2]</sup>	Max.
CY62128BNLL	Commercial	4.5	5.0	5.5	55	7.5	20	2.5	15
					70	6	15	2.5	15
	Industrial				55	7.5	20	2.5	15
					70	6	15	2.5	15
	Automotive-A				70	6	15	2.5	15
	Automotive-E				70	6	25	2.5	25

## **Pin Configurations**



#### **Pin Definitions**

Input	A <sub>0</sub> -A <sub>16</sub> . Address Inputs							
Input/Output	O <sub>0</sub> -I/O <sub>7</sub> . Data lines. Used as input or output lines depending on operation							
Input/Control	WE. Write Enable, Active LOW. When selected LOW, a WRITE is conducted. When selected HIGH, a READ is conducted.							
Input/Control	CE <sub>1</sub> . Chip Enable 1, Active LOW.							
Input/Control	CE <sub>2</sub> . Chip Enable 2, Active HIGH.							
Input/Control	<b>OE</b> . Output Enable, Active LOW. Controls the direction of the I/O pins. When LOW, the I/O pins behave as outputs. When deasserted HIGH, I/O pins are tri-stated, and act as input data pins							
Ground	GND. Ground for the device							
Power Supply	V <sub>CC</sub> . Power supply for the device							

#### Note

Typical values are included for reference only and are not tested or guaranteed. Typical values are an average of the distribution across normal production variations as measured at V<sub>CC</sub> = 5.0V, T<sub>A</sub> = 25°C, and t<sub>AA</sub> = 70 ns.



#### **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature ......-65°C to +150°C Ambient Temperature with Power Applied ......55°C to +125°C Supply Voltage on  $V_{CC}$  to Relative  $\mbox{GND}^{[3]}$  .... –0.5V to +7.0V DC Voltage Applied to Outputs in High-Z State  $^{[3]}$  ......-0.5V to  $\rm V_{CC}$  + 0.5V DC Input Voltage<sup>[3]</sup>.....-0.5V to V<sub>CC</sub> + 0.5V Current into Outputs (LOW)......20 mA

Static Discharge Voltage	> 2001V
(per MIL-STD-883, Method 3015)	
Latch-up Current	> 200 mA

#### **Operating Range**

Range	Ambient Temperature (T <sub>A</sub> ) <sup>[4]</sup>	V <sub>cc</sub>
Commercial	0°C to +70°C	5V ± 10%
Industrial	–40°C to +85°C	
Automotive-A	–40°C to +85°C	
Automotive-E	-40°C to +125°C	

#### **Electrical Characteristics** Over the Operating Range

					-55			-70			
Parameter	Description	Test Condi	tions	Min.	Typ. <sup>[2]</sup>	Max.	Min.	<b>Typ</b> .[2]	Max.	Unit	
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC}$ = Min., $I_{OH}$ = -1.	.0 mA	2.4			2.4			V	
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 2.1	mA			0.4			0.4	V	
V <sub>IH</sub>	Input HIGH Voltage			2.2		V <sub>CC</sub> + 0.3	2.2		V <sub>CC</sub> + 0.3	V	
V <sub>IL</sub>	Input LOW Voltage <sup>[3]</sup>			-0.3		0.8	-0.3		0.8	V	
I <sub>IX</sub>	Input Leakage Current	$GND \leq V_I \leq V_{CC}$	Commercial/ Industrial	<b>–</b> 1		+1	<b>–</b> 1		+1	μА	
			Automotive-A				-1		+1	μА	
			Automotive-E				-10		+10	μΑ	
I <sub>OZ</sub>	Output Leakage Current		$\begin{aligned} &\text{GND} \leq \text{V}_{\text{I}} \leq \text{V}_{\text{CC}}, \\ &\text{Output Disabled} \end{aligned}$	Commercial/ Industrial	<b>–</b> 1		+1	<b>–</b> 1		+1	μА
			Automotive-A				-1		+1	μА	
			Automotive-E				-10		+10	μА	
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	Supply Current I <sub>OUT</sub>	$V_{CC} = Max.,$ $I_{OUT} = 0 mA,$	Commercial/ Industrial		7.5	20		6	15	mA
		$f = f_{MAX} = 1/t_{RC}$	Automotive-A					6	15	mA	
			Automotive-E					6	25	mA	
I <sub>SB1</sub>	Automatic CE Power-down Current	$\begin{aligned} &\text{Max. V}_{\text{CC}}, \overline{\text{CE}}_1 \geq \text{V}_{\text{IH}} \\ &\text{or CE}_2 \leq \text{V}_{\text{IL}}, \end{aligned}$	Commercial/ Industrial		0.1	2		0.1	1	mA	
	—TTL Inputs	$V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$ , $f = f_{MAX}$	Automotive-A					0.1	1	mA	
		I VIN = VIL, I = IMAX	Automotive-E					0.1	2	mA	
I <sub>SB2</sub>	Automatic CE Power-down Current	$\frac{\text{Max. V}_{CC},}{\text{CE}_1 \ge \text{V}_{CC} - 0.3\text{V},}$	Commercial/ Industrial		2.5	15		2.5	15	μА	
	—CMOS Inputs	or $CE_2 \le 0.3V$ , $V_{IN} \ge V_{CC} - 0.3V$ ,	Automotive-A					2.5	15	μА	
		or $V_{IN} \le v_{CC} = 0.3 \text{ V}$ , $f = 0$	Automotive-E					2.5	25	μА	

#### Notes:

<sup>3.</sup>  $V_{\rm L}$  (min.) = -2.0V for pulse durations of less than 20 ns. 4.  $T_{\rm A}$  is the "Instant On" case temperature.






## Capacitance<sup>[5]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C$ , $f = 1 \text{ MHz}$ ,	9	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 5.0V$	9	pF


#### Thermal Resistance<sup>[5]</sup>

Parameter	Description	Test Conditions	32 SOIC	32 STSOP	32 TSOP	Unit
$\Theta_{JA}$	'	Test conditions follow standard test methods and procedures for measuring	66.17	105.14	97.44	°C/W
$\Theta_{\sf JC}$	Thermal Resistance (Junction to Case)	thermal impedance, per EIA / JESD51.	30.87	14.09	26.05	°C/W

#### **AC Test Loads and Waveforms**



#### **Data Retention Waveform**



# Data Retention Characteristics (Over the Operating Range)

Parameter	Description	Conditions <sup>[6]</sup>	Min.	Тур.	Max.	Unit	
$V_{DR}$	V <sub>CC</sub> for Data Retention						V
I <sub>CCDR</sub>	Data Retention Current	$ \begin{array}{c c} \hline V_{CC} = V_{DR} = 2.0V, & Commercial/\\ \hline CE_1 \geq V_{CC} - 0.3V, \text{ or } CE_2 \leq 0.3V, \\ \hline V_{IN} \geq V_{CC} - 0.3V \text{ or, } V_{IN} \leq 0.3V & Automotive-A \\ \end{array} $			1.5	15	μА
			Automotive-E		1.5	25	μΑ
t <sub>CDR</sub>	Chip Deselect to Data Retention Time			0			ns
t <sub>R</sub>	Operation Recovery Time			70			ns

#### Note:

[+] Feedback

<sup>5.</sup> Tested initially and after any design or process changes that may affect these parameters.
6. No input may exceed V<sub>CC</sub> + 0.5V.




#### Switching Characteristics Over the Operating Range

		CY6212	28BN-55	CY6212	28BN-70			
Parameter Description		Min.	Max.	Min.	Max.	Unit		
READ CYCLE								
t <sub>RC</sub>	Read Cycle Time	55		70		ns		
t <sub>AA</sub>	Address to Data Valid		55		70	ns		
t <sub>OHA</sub>	Data Hold from Address Change	5		5		ns		
t <sub>ACE</sub>	CE <sub>1</sub> LOW to Data Valid, CE <sub>2</sub> HIGH to Data Valid		55		70	ns		
t <sub>DOE</sub>	OE LOW to Data Valid		20		35	ns		
t <sub>LZOE</sub>	OE LOW to Low Z	0		0		ns		
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[7, 9]</sup>		20		25	ns		
t <sub>LZCE</sub>	CE <sub>1</sub> LOW to Low Z, CE <sub>2</sub> HIGH to Low Z <sup>[9]</sup>	5		5		ns		
t <sub>HZCE</sub>	CE <sub>1</sub> HIGH to High Z, CE <sub>2</sub> LOW to High Z <sup>[8, 9]</sup>		20		25	ns		
t <sub>PU</sub>	CE <sub>1</sub> LOW to Power-up, CE <sub>2</sub> HIGH to Power-up	0		0		ns		
t <sub>PD</sub>	CE <sub>1</sub> HIGH to Power-down, CE <sub>2</sub> LOW to Power-down		55		70	ns		
WRITE CYCLE	[10]							
t <sub>WC</sub>	Write Cycle Time	55		70		ns		
t <sub>SCE</sub>	CE <sub>1</sub> LOW to Write End, CE <sub>2</sub> HIGH to Write End	45		60		ns		
t <sub>AW</sub>	Address Set-up to Write End	45		60		ns		
t <sub>HA</sub>	Address Hold from Write End	0		0		ns		
t <sub>SA</sub>	Address Set-up to Write Start	0		0		ns		
t <sub>PWE</sub>	WE Pulse Width	45		50		ns		
t <sub>SD</sub>	Data Set-up to Write End	25		30		ns		
t <sub>HD</sub>	Data Hold from Write End	0		0		ns		
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[9]</sup>	5		5		ns		
t <sub>HZWE</sub>	WE LOW to High Z <sup>[8, 9]</sup>		20		25	ns		

#### **Switching Waveforms**

Read Cycle No.1<sup>[11, 12]</sup>




- 7. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and 100-pF load capacitance.
- 8. t<sub>HZOE</sub>, t<sub>HZCE</sub>, and t<sub>HZWE</sub> are specified with a load capacitance of 5 pF as in (b) of AC Test Loads. Transition is measured ±500 mV from steady-state voltage.
- 4. At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZOE</sub> is less than t<sub>LZCE</sub>, and t<sub>HZME</sub> is less than t<sub>LZCE</sub> and t<sub>HZME</sub> is less than t<sub>LZCE</sub> and t<sub>HZME</sub> is less than t<sub>LZCE</sub>, and t<sub>HZME</sub> is less than t<sub></sub>
- 11. Device is continuously selected.  $\overline{OE}$ ,  $\overline{CE}_1 = V_{IL}$ ,  $CE_2 = V_{IH}$ .
- 12. WE is HIGH for read cycle.




## Switching Waveforms (continued)

# Read Cycle No. 2 (OE Controlled)[12, 13]



## Write Cycle No. 1 (CE<sub>1</sub> or CE<sub>2</sub> Controlled)<sup>[14, 15]</sup>



#### Notes:

13. Address valid prior to or coincident with  $\overline{CE}_1$  transition LOW and  $CE_2$  transition HIGH.

14. Data I/O is high impedance if  $\overline{OE} = V_{IH}$ .


15. If  $\overline{CE}_1$  goes HIGH or  $CE_2$  goes LOW simultaneously with  $\overline{WE}$  going HIGH, the output remains in a high-impedance state.

[+] Feedback




## Switching Waveforms (continued)

# Write Cycle No. 2 (WE Controlled, OE HIGH During Write)[14, 15]



# Write Cycle No.3 ( $\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ LOW)[14, 15]



#### Note:

16. During this period the I/Os are in the output state and input signals should not be applied.





## **Truth Table**

CE <sub>1</sub>	CE <sub>2</sub>	OE	WE	I/O <sub>0</sub> –I/O <sub>7</sub>	Mode	Power
Н	X	Х	Х	High Z	Power-down	Standby (I <sub>SB</sub> )
Х	L	Х	Х	High Z	Power-down	Standby (I <sub>SB</sub> )
L	Н	L	Н	Data Out	Read	Active (I <sub>CC</sub> )
L	Н	Х	L	Data In	Write	Active (I <sub>CC</sub> )
L	Н	Н	Н	High Z	Selected, Outputs Disabled	Active (I <sub>CC</sub> )


# **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
55	CY62128BNLL-55SXI	51-85081	32-pin 450-Mil SOIC (Pb-Free)	Commercial
	CY62128BNLL-55ZXI	51-85056	32-pin TSOP Type I (Pb-Free)	Industrial
70	CY62128BNLL-70SXA	51-85081	32-pin 450-Mil SOIC (Pb-Free)	Automotive-A

Please contact your local Cypress sales representative for availability of these parts





#### **Package Diagrams**



DIMENSIONS IN INCHES[MM] MIN. MAX. PACKAGE WEIGHT 1.42gms


PART #			
\$32.45	STANDARD PKG.		
SZ32.45	LEAD FREE PKG.		








## Package Diagrams (continued)





#### Package Diagrams (continued)

# 32 Lead TSOP I 8 X 20 mm - STANDARD



All product and company names mentioned in this document are the trademarks of their respective holders.

[+] Feedback



# **Document History Page**

Document Title: CY62128BN MoBL® 1-Mbit (128K x 8) Static RAM Document Number: 001-06498				
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	426503	See ECN	NXR	New Data Sheet
*A	488954	See ECN	NXR	Added Automotive product Removed RTSOP Package Updated ordering Information table
*B	2898985	03/25/2010	AJU	Removed inactive parts from Ordering Information table. Updated package diagram.