

## CY7C1470BV25 CY7C1472BV25, CY7C1474BV25

72-Mbit (2 M × 36/4 M × 18/1 M × 72) Pipelined SRAM with NoBL™ Architecture

#### **Features**

- Pin-compatible and functionally equivalent to ZBT™
- Supports 250 MHz bus operations with zero wait states □ Available speed grades are 250, 200, and 167 MHz
- Internally self-timed output buffer control to eliminate the need to use asynchronous OE
- Fully registered (inputs and outputs) for pipelined operation
- Byte Write capability
- Single 2.5 V power supply
- 2.5 V IO supply (V<sub>DDO</sub>)
- Fast clock-to-output times □ 3.0 ns (for 250-MHz device)
- Clock Enable (CEN) pin to suspend operation
- Synchronous self-timed writes
- CY7C1470BV25. CY7C1472BV25 available in JEDEC-standard Pb-free 100-pin TQFP, Pb-free and non-Pb-free 165-ball FBGA package. CY7C1474BV25 available in Pb-free and non-Pb-free 209-ball FBGA package
- IEEE 1149.1 JTAG Boundary Scan compatible
- Burst capability—linear or interleaved burst order
- "ZZ" Sleep Mode option and Stop Clock option

#### **Functional Description**

The CY7C1470BV25, CY7C1472BV25, and CY7C1474BV25 are 2.5 V, 2 M × 36/4 M × 18/1 M × 72 synchronous pipelined burst SRAMs with No Bus Latency™ (NoBL™) logic, respectively. They are designed to support unlimited true back-to-back read or write operations with no wait states. The CY7C1470BV25, CY7C1472BV25, and CY7C1474BV25 are equipped with the advanced (NoBL) logic required to enable consecutive read or write operations with data being transferred on every clock cycle. This feature dramatically improves the throughput of data in systems that require frequent read or write transitions. The CY7C1470BV25, CY7C1472BV25, and CY7C1474BV25 are pin-compatible and functionally equivalent to ZBT devices.

All synchronous inputs pass through input registers controlled by the rising edge of the clock. All data outputs pass through output registers controlled by the rising edge of the clock. The clock input is qualified by the Clock Enable (CEN) signal, which when deasserted suspends operation and extends the previous clock cycle. Write operations are controlled by the Byte Write Selects  $(BW_a - \overline{BW}_d)$ BW<sub>a</sub>-BW<sub>b</sub> for CY7C1470BV25,  $\dot{C}Y7\ddot{C}147\ddot{2}BV25$ , and  $\overline{BW}_a-\overline{BW}_h$  for  $CY7C147\ddot{4}BV25$ ) and a Write Enable (WE) input. All writes are conducted with on-chip synchronous self-timed write circuitry.

Three synchronous Chip Enables  $(\overline{CE}_1, CE_2, \overline{CE}_3)$  and an asynchronous Output Enable (OE) provide for easy bank selection and output tri-state control. To avoid bus contention, the output drivers are synchronously tri-stated during the data portion of a write sequence.

#### Selection Guide

Description	250 MHz	200 MHz	167 MHz	Unit
Maximum Access Time	3.0	3.0	3.4	ns
Maximum Operating Current	450	450	400	mA
Maximum CMOS Standby Current	120	120	120	mA

Cypress Semiconductor Corporation Document Number: 001-15032 Rev. \*H

198 Champion Court


San Jose, CA 95134-1709

408-943-2600


Revised March 28, 2011



## Logic Block Diagram - CY7C1470BV25 (2 M × 36)





## Logic Block Diagram - CY7C1472BV25 (4 M × 18)





## Logic Block Diagram - CY7C1474BV25 (1 M × 72)







## **Contents**


Pin Configurations	5
Pin Definitions	
Functional Overview	
Single Read Accesses	8
Burst Read Accesses	
Single Write Accesses	
Burst Write Accesses	
Sleep Mode	
Linear Burst Address Table (MODE = GND)	9
Interleaved Burst Address Table	
(MODE = Floating or VDD)	9
ZZ Mode Electrical Characteristics	
Truth Table	
Partial Write Cycle Description	.11
IEEE 1149.1 Serial Boundary Scan (JTAG)	
Disabling the JTAG Feature	
TAP Controller State Diagram	
Test Access Port (TAP)	
TAP Controller Block Diagram	
Performing a TAP RESET	
TAP Registers	
TAP Instruction Set	
TAP Timing	. 14
TAP AC Switching Characteristics	
2.5 V TAP AC Test Conditions	
2.5 V TAP AC Output Load Equivalent	

TAP DC Electrical Characteristics and	
Operating Conditions	
Identification Register Definitions	16
Scan Register Sizes	16
Identification Codes	17
Boundary Scan Exit Order (2 M × 36)	17
Boundary Scan Exit Order (4 M × 18)	18
Boundary Scan Exit Order (1 M × 72)	18
Maximum Ratings	19
Operating Range	19
Electrical Characteristics	19
Capacitance	20
Thermal Resistance	20
AC Test Loads and Waveforms	
Switching Characteristics	
Switching Waveforms	
Ordering Information	24
Ordering Code Definitions	24
Package Diagrams	
Document History Page	27
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	28
Products	28
PSoC Solutions	28



## **Pin Configurations**

Figure 1. 100-pin TQFP Pinout



Document Number: 001-15032 Rev. \*H

Page 5 of 28



## Pin Configurations (continued)

# 165-ball FBGA (15 × 17 × 1.4 mm) Pinout CY7C1470BV25 (2 M × 36)

	1	2	3	4	5	6	7	8	9	10	11
Α	NC/576M	Α	CE <sub>1</sub>	BW <sub>c</sub>	BW <sub>b</sub>	CE <sub>3</sub>	CEN	ADV/LD	Α	Α	NC
В	NC/1G	Α	CE2	$\overline{BW}_d$	$\overline{\text{BW}}_{\text{a}}$	CLK	WE	OE	Α	Α	NC
С	$DQP_C$	NC	$V_{DDQ}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DDQ}$	NC	DQP <sub>b</sub>
D	$DQ_c$	DQ <sub>c</sub>	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	DQ <sub>b</sub>	DQ <sub>b</sub>
E	$DQ_c$	$DQ_c$	$V_{\mathrm{DDQ}}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	DQ <sub>b</sub>	DQ <sub>b</sub>
F	$DQ_c$	$DQ_c$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_b$	$DQ_b$
G	$DQ_c$	DQ <sub>c</sub>	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	DQ <sub>b</sub>	DQ <sub>b</sub>
Н	NC	NC	NC	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	NC	NC	ZZ
J	$DQ_d$	$DQ_d$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{\mathrm{DDQ}}$	$DQ_a$	DQa
K	$DQ_d$	$DQ_d$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_a$	DQa
L	$DQ_d$	$DQ_d$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_a$	DQa
M	$DQ_d$	DQ <sub>d</sub>	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	DQa	DQa
N	DQP <sub>d</sub>	NC	$V_{DDQ}$	$V_{SS}$	NC	NC	NC	$V_{SS}$	$V_{\mathrm{DDQ}}$	NC	DQPa
Р	NC/144M	Α	Α	Α	TDI	A1	TDO	Α	Α	Α	NC/288M
R	MODE	Α	Α	Α	TMS	A0	TCK	Α	Α	Α	Α

## CY7C1472BV25 (4 M × 18)

	1	2	3	4	5	6	7	8	9	10	11
Α	NC/576M	Α	CE <sub>1</sub>	$\overline{BW}_b$	NC	CE <sub>3</sub>	CEN	ADV/LD	Α	Α	Α
В	NC/1G	Α	CE2	NC	BW <sub>a</sub>	CLK	WE	ŌE	Α	Α	NC
С	NC	NC	$V_{\mathrm{DDQ}}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{\mathrm{DDQ}}$	NC	DQPa
D	NC	$DQ_b$	$V_{\mathrm{DDQ}}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	NC	DQa
E	NC	DQ <sub>b</sub>	$V_{\mathrm{DDQ}}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	NC	DQa
F	NC	$DQ_b$	$V_{\mathrm{DDQ}}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	NC	DQa
G	NC	$DQ_b$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	NC	DQa
Н	NC	NC	NC	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	NC	NC	ZZ
J	DQ <sub>b</sub>	NC	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_a$	NC
K	DQ <sub>b</sub>	NC	$V_{\mathrm{DDQ}}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{\mathrm{DDQ}}$	$DQ_a$	NC
L	DQ <sub>b</sub>	NC	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{\mathrm{DDQ}}$	$DQ_a$	NC
M	DQ <sub>b</sub>	NC	$V_{\mathrm{DDQ}}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_a$	NC
N	DQP <sub>b</sub>	NC	$V_{DDQ}$	$V_{SS}$	NC	NC	NC	$V_{SS}$	$V_{DDQ}$	NC	NC
Р	NC/144M	Α	Α	Α	TDI	A1	TDO	Α	Α	Α	NC/288M
R	MODE	Α	Α	Α	TMS	A0	TCK	Α	Α	Α	Α



## **Pin Definitions**

Pin Name	IO Type	Pin Description
A0 A1 A	Input- Synchronous	Address Inputs Used to Select One of the Address Locations. Sampled at the rising edge of the CLK.
BW <sub>a</sub> BW <sub>b</sub> BW <sub>c</sub> BW <sub>d</sub> BW <sub>e</sub> BW <sub>f</sub> BW <sub>g</sub> BW <sub>g</sub>	Input- Synchronous	Byte Write Select Inputs, <u>Ac</u> tive LOW. Qualified with $\overline{WE}$ to conduct writes to the SRAM. Sampled on the rising edge of CLK. $\overline{BW}_a$ controls $\overline{DQ}_a$ and $\overline{DQP}_a$ , $\overline{BW}_b$ controls $\overline{DQ}_b$ and $\overline{DQP}_b$ , $\overline{BW}_c$ controls $\overline{DQ}_c$ and $\overline{DQP}_c$ , $\overline{BW}_d$ controls $\overline{DQ}_d$ and $\overline{DQP}_d$ , $\overline{BW}_e$ controls $\overline{DQ}_e$ and $\overline{DQP}_e$ , $\overline{BW}_f$ controls $\overline{DQ}_f$ and $\overline{DQP}_f$ , $\overline{BW}_g$ controls $\overline{DQ}_g$ and $\overline{DQP}_g$ , $\overline{BW}_h$ controls $\overline{DQ}_h$ and $\overline{DQP}_h$ .
WE	Input- Synchronous	<b>Write Enable Input, Active LOW</b> . Sampled on the rising edge of CLK if CEN is active LOW. This signal must be asserted LOW to initiate a write sequence.
ADV/LD	Input- Synchronous	Advance/Load Input Used to Advance the On-Chip Address Counter or Load a New Address. When HIGH (and CEN is asserted LOW) the internal burst counter is advanced. When LOW, a new address can be loaded into the device for an access. After being deselected, ADV/LD must be driven LOW to load a new address.
CLK	Input- Clock	Clock Input. Used to capture all synchronous inputs to the device. CLK is qualified with $\overline{\text{CEN}}$ . CLK is only recognized if $\overline{\text{CEN}}$ is active LOW.
CE <sub>1</sub>	Input- Synchronous	Chip Enable 1 Input, Active LOW. Sampled on the rising edge of CLK. Used in conjunction with CE <sub>2</sub> and CE <sub>3</sub> to select/deselect the device.
CE <sub>2</sub>	Input- Synchronous	
CE <sub>3</sub>	Input- Synchronous	
ŌĒ	Input- Asynchronous	Output Enable, Active LOW. Combined with the synchronous logic block inside the device to control the direction of the IO pins. When LOW, the IO pins <u>can</u> behave as outputs. When deasserted HIGH, IO pins are tri-stated, and act as input data pins. OE is masked during the data portion of a write sequence, during the first clock when emerging from a deselected state and when the device has been deselected.
CEN	Input- Synchronous	Clock Enable Input, Active LOW. When asserted LOW the clock signal is recognized by the SRAM. When deasserted HIGH the clock signal is masked. Since deasserting CEN does not deselect the device, CEN can be used to extend the previous cycle when required.
DQ <sub>s</sub>	IO- Synchronous	<b>Bidirectional Data IO Lines</b> . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by $A_{[18:0]}$ during the previous clock rise of the read cycle. The direction of the pins is controlled by OE and the internal control logic. When OE is asserted LOW, the pins can behave as outputs. When HIGH, $DQ_a$ - $DQ_h$ are placed in a tri-state condition. The outputs are automatically tri-stated during the data portion of a write sequence, during the first clock when emerging from a deselected state, and when the device is deselected, regardless of the state of $\overline{OE}$ .
DQP <sub>X</sub>	IO- Synchronous	<b>Bidirectional Data Parity IO Lines.</b> Functionally, these signals are identical to $DQ_{[71:0]}$ . During write sequences, $DQP_a$ is <u>controlled</u> by $BW_a$ , $DQP_b$ is <u>controlled</u> by $BW_b$ , $DQP_c$ is <u>controlled</u> by $BW_f$ , $DQP_g$ is controlled by $BW_g$ , $DQP_g$ is controlled by $DQP_g$ .
MODE	Input Strap Pin	<b>Mode Input</b> . Selects the burst order of the device. Tied HIGH selects the interleaved burst order. Pulled LOW selects the linear burst order. MODE must not change states during operation. When left floating MODE defaults HIGH, to an interleaved burst order.
TDO	JTAG Serial Output Synchronous	Serial Data Out to the JTAG Circuit. Delivers data on the negative edge of TCK.
TDI	JTAG Serial Input Synchronous	Serial Data In to the JTAG Circuit. Sampled on the rising edge of TCK.

Document Number: 001-15032 Rev. \*H Page 7 of 28



#### Pin Definitions (continued)

Pin Name	IO Type	Pin Description
TMS	Test Mode Select Synchronous	TMS Pin Controls the Test Access Port State Machine. Sampled on the rising edge of TCK.
TCK	JTAG Clock	Clock Input to the JTAG Circuitry.
$V_{DD}$	Power Supply	Power Supply Inputs to the Core of the Device.
$V_{DDQ}$	IO Power Supply	Power Supply for the IO Circuitry.
$V_{SS}$	Ground	Ground for the Device. Must be connected to ground of the system.
NC	-	No Connects. This pin is not connected to the die.
NC(144M, 288M, 576M, 1G)	-	<b>These Pins are Not Connected</b> . They are used for expansion to the 144M, 288M, 576M, and 1G densities.
ZZ	Input- Asynchronous	<b>ZZ "Sleep" Input</b> . This active HIGH input places the device in a non-time critical "sleep" condition with data integrity preserved. For normal operation, this pin has must be LOW or left floating. ZZ pin has an internal pull down.

#### **Functional Overview**

The CY7C1470BV25, CY7C1472BV25, and CY7C1474BV25 are synchronous-pipelined Burst NoBL SRAMs designed specifically to eliminate wait states during read or write transitions. All synchronous inputs pass through input registers controlled by the rising edge of the clock. The clock signal is qualified with the Clock Enable input signal (CEN). If CEN is HIGH, the clock signal is not recognized and all internal states are maintained. All synchronous operations are qualified with CEN. All data outputs pass through output registers controlled by the rising edge of the clock. Maximum access delay from the clock rise ( $t_{\rm CO}$ ) is 3.0 ns (250-MHz device).

Accesses can be initiated by asserting all three Chip Enables ( $\overline{CE}_1$ ,  $\overline{CE}_2$ ,  $\overline{CE}_3$ ) active at the rising edge of the clock. If  $\overline{CEN}$  is active LOW and ADV/ $\overline{LD}$  is asserted LOW, the address presented to the device is latched. The access can either be a read or write operation, depending on the status of the Write Enable ( $\overline{WE}$ ).  $\overline{BW}_{[X]}$  can be used to conduct Byte Write operations.

Write operations are qualified by the Write Enable ( $\overline{\text{WE}}$ ). All writes are simplified with on-chip synchronous self-timed write circuitry.

Three synchronous Chip Enables  $(\overline{CE}_1, CE_2, \overline{CE}_3)$  and an asynchronous Output Enable  $(\overline{OE})$  simplify depth expansion. All operations (reads, writes, and deselects) are pipelined. ADV/LD must be driven LOW after the device is deselected to load a new address for the next operation.

#### Single Read Accesses

A read access is initiated when the following conditions are satisfied at clock rise: (1)  $\overline{\text{CEN}}$  is asserted LOW, (2)  $\overline{\text{CE}}_1$ ,  $\overline{\text{CE}}_2$ , and  $\overline{\text{CE}}_3$  are ALL asserted active, (3) the input signal WE is deasserted HIGH, and (4) ADV/LD is asserted LOW. The address presented to the address inputs is latched into the Address Register and presented to the memory core and control logic. The control logic determines that a read access is in progress and allows the requested data to propagate to the input of the output register. At the rising edge of the next clock the requested data is allowed to propagate through the output

register and onto the data bus within 2.6 ns (250-MHz device) provided  $\overline{OE}$  is active LOW. After the first clock of the read access the output buffers are controlled by  $\overline{OE}$  and the internal control logic.  $\overline{OE}$  must be driven LOW to drive out the requested data. During the second clock, a subsequent operation (read, write, or deselect) can be initiated. Deselecting the device is also pipelined. Therefore, when the SRAM is deselected at clock rise by one of the chip enable signals, its output tri-states following the next clock rise.

#### **Burst Read Accesses**

The CY7C1470BV25, CY7C1472BV25, and CY7C1474BV25 have an on-chip burst counter that enables the user to supply a single address and conduct up to four reads without reasserting the address inputs. ADV/LD must be driven LOW to load a new address into the SRAM, as described in the Single Read Accesses section. The sequence of the burst counter is determined by the MODE input signal. A LOW input on MODE selects a linear burst mode, a HIGH selects an interleaved burst sequence. Both burst counters use A0 and A1 in the burst sequence, and wraps around when incremented sufficiently. A HIGH input on ADV/LD increments the internal burst counter regardless of the state of chip enables inputs or WE. WE is latched at the beginning of a burst cycle. Therefore, the type of access (read or write) is maintained throughout the burst sequence.

#### **Single Write Accesses**

Write accesses are initiated when the following conditions are satisfied at clock rise: (1) CEN is asserted LOW, (2) CE<sub>1</sub>, CE<sub>2</sub>, and CE<sub>3</sub> are ALL asserted active, and (3) the signal WE is asserted LOW. The address presented to the address inputs is loaded into the Address Register. The write signals are latched into the Control Logic block.

On the subsequent clock rise the data lines are automatically tri-stated regardless of the state of the  $\overline{OE}$  input signal. This allows the external logic to present the data on DQ and DQP (DQ<sub>a,b,c,d</sub>/DQP<sub>a,b,c,d</sub> for CY7C1470BV25, DQ<sub>a,b</sub>/DQP<sub>a,b</sub> for CY7C1472BV25, and DQ<sub>a,b,c,d,e,f,g,h</sub>/DQP<sub>a,b,c,d,e,f,g,h</sub> for CY7C1474BV25). In addition, the address for the subsequent

Document Number: 001-15032 Rev. \*H Page 8 of 28



access (read, write, or deselect) is latched into the Address Register (provided the appropriate control signals are asserted).

On the next clock rise the data presented to DQ and DQP  $(DQ_{a,b,c,d}/DQP_{a,b,c,d})$  for CY7C1470BV25,  $DQ_{a,b,c,d,e,f,g,h}/DQP_{a,b,c,d,e,f,g,h}$  for CY7C1474BV25)  $DQ_{a,b,c,d,e,f,g,h}/DQP_{a,b,c,d,e,f,g,h}$  for CY7C1474BV25) (or a subset for Byte Write operations, see Partial Write Cycle Description on page 11 for details) inputs is latched into the device and the Write is complete.

The data written during the Write operation is controlled by BW  $(\underline{BW}_{a,b,c,d}$  for CY7C1470BV25,  $\underline{BW}_{a,b}$  for CY7C1472BV25, and  $\underline{BW}_{a,b,c,d,e,f,g,h}$  for CY7C1474BV25) signals. The CY7C1470BV25, CY7C1472BV25, and CY7C1474BV25 provides Byte Write capability that is described in Partial Write Cycle Description on page 11. Asserting the WE input with the selected BW input selectively writes to only the desired bytes. Bytes not selected during a Byte Write operation remain unaltered. A synchronous self-timed write mechanism has been provided to simplify the write operations. Byte Write capability has been included to greatly simplify read, modify, or write sequences, which can be reduced to simple Byte Write operations.

Because the CY7C1470BV25, CY7C1472BV25, and CY7C1474BV25 are common IO devices, data must not be driven into the device while the outputs are active. OE can be deasserted HIGH before presenting data to the DQ and DQP (DQa,b,c,d/DQPa,b,c,d for CY7C1470BV25, DQa,b/DQPa,b for CY7C1472BV25, and DQa,b,c,d,e,f,g,h/DQPa,b,c,d,e,f,g,h for CY7C1474BV25) inputs. Doing so tri-states the output drivers. As a safety precaution, DQ and DQP (DQa,b,c,d/DQPa,b,c,d for CY7C1470BV25, DQa,b/DQPa,b for CY7C1472BV25, and DQa,b,c,d,e,f,g,h/DQPa,b,c,d,e,f,g,h for CY7C1474BV25) are automatically tri-stated during the data portion of a write cycle, regardless of the state of  $\overline{\text{OE}}$ .

#### **Burst Write Accesses**

The CY7C1470BV25, CY7C1472BV25, and CY7C1474BV25 has an on-chip burst counter that enables the user to supply a single address and conduct up to fo<u>ur</u> write operations without reasserting the address inputs. ADV/LD must be driven LOW to load the initial address, <u>as</u> described in <u>Single Write Accesses</u> on page 8. When ADV/LD is driven HIGH on the subsequent

clock rise, the Chip Enables  $(\overline{CE}_1, CE_2, \text{ and } \overline{CE}_3)$  and  $\overline{WE}$  inputs <u>are</u> ignored and the burst counter is incremented. The correct BW  $(BW_{a,b,c,d}$  for CY7C1470BV25,  $BW_{a,b}$  for CY7C1472BV25, and  $BW_{a,b,c,d,e,f,g,h}$  for CY7C1474BV25) inputs must be driven in each cycle of the burst write to write the correct bytes of data.

#### Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation "sleep" mode. Two clock cycles are required to enter into or exit from this "sleep" mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the "sleep" mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected before entering the "sleep" mode.  $\overline{\text{CE}}_1$ ,  $\overline{\text{CE}}_2$ , and  $\overline{\text{CE}}_3$ , must remain inactive for the duration of  $t_{ZZREC}$  after the ZZ input returns LOW.

## **Linear Burst Address Table (MODE = GND)**

First Address	Second Address	Third Address	Fourth Address
A1, A0	A1, A0	A1, A0	A1, A0
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10

# Interleaved Burst Address Table (MODE = Floating or V<sub>DD</sub>)

First Address	Second Address	Third Address	Fourth Address
A1, A0	A1, A0	A1, A0	A1, A0
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

#### ZZ Mode Electrical Characteristics

Parameter	Description	Test Conditions	Min	Max	Unit
I <sub>DDZZ</sub>	Sleep mode standby current	$ZZ \ge V_{DD} - 0.2 \text{ V}$	_	120	mA
t <sub>ZZS</sub>	Device operation to ZZ	$ZZ \ge V_{DD} - 0.2 \text{ V}$	_	2t <sub>CYC</sub>	ns
t <sub>ZZREC</sub>	ZZ recovery time	ZZ ≤ 0.2 V	2t <sub>CYC</sub>	_	ns
t <sub>ZZI</sub>	ZZ active to sleep current	This parameter is sampled	_	2t <sub>CYC</sub>	ns
t <sub>RZZI</sub>	ZZ Inactive to exit sleep current	This parameter is sampled	0	_	ns

Document Number: 001-15032 Rev. \*H Page 9 of 28



## **Truth Table**

The truth table for CY7C1470BV25, CY7C1472BV25, and CY7C1474BV25 follows. [1, 2, 3, 4, 5, 6, 7]

Operation	Address Used	CE	ZZ	ADV/LD	WE	$\overline{\mathrm{BW}}_{\mathrm{x}}$	ŌĒ	CEN	CLK	DQ
Deselect Cycle	None	Н	L	L	Х	Х	Х	L	L-H	Tri-State
Continue Deselect Cycle	None	Х	L	Н	Х	Х	Х	L	L-H	Tri-State
Read Cycle (Begin Burst)	External	L	L	L	Н	Х	L	L	L-H	Data Out (Q)
Read Cycle (Continue Burst)	Next	Х	L	Н	Х	Х	L	L	L-H	Data Out (Q)
NOP/Dummy Read (Begin Burst)	External	L	L	L	Н	Х	Н	L	L-H	Tri-State
Dummy Read (Continue Burst)	Next	Х	L	Н	Х	Х	Н	L	L-H	Tri-State
Write Cycle (Begin Burst)	External	L	L	L	L	L	Х	L	L-H	Data In (D)
Write Cycle (Continue Burst)	Next	Х	L	Н	Х	L	Х	L	L-H	Data In (D)
NOP/Write Abort (Begin Burst)	None	L	L	L	L	Н	Х	L	L-H	Tri-State
Write Abort (Continue Burst)	Next	Х	L	Н	Х	Н	Х	L	L-H	Tri-State
Ignore Clock Edge (Stall)	Current	Х	L	Х	Х	Х	Х	Н	L-H	_
Sleep Mode	None	Х	Н	Х	Х	Х	Х	Х	Х	Tri-State

#### Notes

- 1. X = "Don't Care", H = Logic HIGH, L = Logic LOW,  $\overline{CE}$  stands for ALL Chip Enables active.  $\overline{BW}_X$  = L signifies at least one Byte Write Select is active,  $\overline{BW}_X$  = Valid signifies that the desired Byte Write Selects are asserted, see Partial Write Cycle Description on page 11 for details.

  2. Write is defined by  $\overline{WE}$  and  $\overline{BW}_{[a:d]}$ . See Partial Write Cycle Description on page 11 for details.

  3. When a write cycle is detected, all IOs are tri-stated, even during Byte Writes.

  4. The DQ and DQP pins are controlled by the current cycle and the  $\overline{OE}$  signal.

  5.  $\overline{CEN}$  = H inserts wait states

- The Dot and Dot pins are contained by the contained space and also SE signal.
   CEN = H inserts wait states.
   Device powers up deselected with the IOs in a tri-state condition, regardless of OE.
   OE is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a Read cycle DQ<sub>s</sub> and DQP<sub>[a:d]</sub> = tri-state when OE is inactive or when the device is deselected, and DQ<sub>s</sub> = data when OE is active.

Document Number: 001-15032 Rev. \*H Page 10 of 28



## **Partial Write Cycle Description**

The partial write cycle description for CY7C1470BV25, CY7C1472BV25, and CY7C1474BV25 follows. [8, 9, 10, 11]

Function (CY7C1470BV25)	WE	BW <sub>d</sub>	BW <sub>c</sub>	BW <sub>b</sub>	BW <sub>a</sub>
Read	Н	Х	Х	Х	Х
Write – No bytes written	L	Н	Н	Н	Н
Write Byte a – (DQ <sub>a</sub> and DQP <sub>a</sub> )	L	Н	Н	Н	L
Write Byte b – (DQ <sub>b</sub> and DQP <sub>b</sub> )	L	Н	Н	L	Н
Write Bytes b, a	L	Н	Н	L	L
Write Byte c – (DQ <sub>c</sub> and DQP <sub>c</sub> )	L	Н	L	Н	Н
Write Bytes c, a	L	Н	L	Н	L
Write Bytes c, b	L	Н	LL	L	Н
Write Bytes c, b, a	L	Н	L	L	L
Write Byte d – (DQ <sub>d</sub> and DQP <sub>d</sub> )	L	L	Н	Н	Н
Write Bytes d, a	L	L	Н	Н	L
Write Bytes d, b	L	L	Н	L	Н
Write Bytes d, b, a	L	L	Н	L	L
Write Bytes d, c	L	L	L	Н	Н
Write Bytes d, c, a	L	L	L	Н	L
Write Bytes d, c, b	L	L	L	L	Н
Write All Bytes	L	L	L	L	L

Function (CY7C1472BV25)	WE	BW <sub>b</sub>	BW <sub>a</sub>
Read	Н	х	х
Write – No Bytes Written	L	Н	Н
Write Byte a – (DQ <sub>a</sub> and DQP <sub>a</sub> )	L	Н	L
Write Byte b – (DQ <sub>b</sub> and DQP <sub>b</sub> )	L	L	Н
Write Both Bytes	L	L	L

Function (CY7C1474BV25)	WE	BW <sub>x</sub>
Read	Н	х
Write – No Bytes Written	L	Н
Write Byte X – (DQ <sub>x</sub> and DQP <sub>x)</sub>	L	L
Write All Bytes	L	All BW = L

Document Number: 001-15032 Rev. \*H Page 11 of 28

<sup>8.</sup> X = "Don't Care", H = Logic HIGH, L = Logic LOW, CE stands for ALL Chip Enables active,  $\overline{BW}_x$  = L signifies at least one Byte Write Select is active,  $\overline{BW}_x$  = Valid signifies that the desired Byte Write Selects are asserted, see Partial Write Cycle Description for details.

9. Write is defined by WE and  $\overline{BW}_{[a:d]}$ . See Partial Write Cycle Description for details.

10. When a write cycle is detected, all IOs are tri-stated, even during Byte Writes.

11. Table lists only a partial listing of the Byte Write combinations. Any combination of  $\overline{BW}_{[a:d]}$  is valid. Appropriate write is based on which Byte Write is active.



## IEEE 1149.1 Serial Boundary Scan (JTAG)


The CY7C1470BV25, CY7C1472BV25, and CY7C1474BV25 incorporates a serial boundary scan test access port (TAP). This port operates in accordance with IEEE Standard 1149.1-1990 but does not have the set of functions required for full 1149.1 compliance. These functions from the IEEE specification are excluded because their inclusion places an added delay in the critical speed path of the SRAM. Note that the TAP controller functions in a manner that does not conflict with the operation of other devices using 1149.1 fully compliant TAPs. The TAP operates using JEDEC-standard 2.5 V IO logic levels.

The CY7C1470BV25, CY7C1472BV25, and CY7C1474BV25 contains a TAP controller, instruction register, boundary scan register, bypass register, and ID register.

#### **Disabling the JTAG Feature**

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW ( $V_{SS}$ ) to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternately be connected to  $V_{DD}$  through a pull up resistor. TDO must be left unconnected. During power up, the device comes up in a reset state, which does not interfere with the operation of the device.

## **TAP Controller State Diagram**



The 0/1 next to each state represents the value of TMS at the rising edge of TCK.

#### **Test Access Port (TAP)**

#### Test Clock (TCK)

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

#### Test Mode Select (TMS)

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. It is allowable to leave this ball unconnected if the TAP is not used. The ball is pulled up internally, resulting in a logic HIGH level.


#### Test Data-In (TDI)

The TDI ball is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information about loading the instruction register, see the TAP Controller State Diagram. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) of any register. (See TAP Controller Block Diagram.)

#### Test Data-Out (TDO)

The TDO output ball is used to serially clock data-out from the registers. The output is active depending upon the current state of the TAP state machine. The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register. (See TAP Controller State Diagram.)

## **TAP Controller Block Diagram**



#### Performing a TAP RESET

A RESET is performed by forcing TMS HIGH ( $V_{DD}$ ) for five rising edges of TCK. This RESET does not affect the operation of the SRAM and may be performed while the SRAM is operating.

During power up, the TAP is reset internally to ensure that TDO comes up in a High Z state.

#### **TAP Registers**

Registers are connected between the TDI and TDO balls to scan the data in and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction register. Data is serially loaded into the TDI ball on the rising edge of TCK. Data is output on the TDO ball on the falling edge of TCK.

Document Number: 001-15032 Rev. \*H Page 12 of 28



#### Instruction Register

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO balls as shown in the TAP Controller Block Diagram on page 12. During power up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state as described in the previous section.

When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary '01' pattern to enable fault isolation of the board-level serial test data path.

#### Bypass Register

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between the TDI and TDO balls. This shifts the data through the SRAM with minimal delay. The bypass register is set LOW ( $V_{SS}$ ) when the BYPASS instruction is executed.

#### Boundary Scan Register

The boundary scan register is connected to all the input and bidirectional balls on the SRAM.

The boundary scan register is loaded with the contents of the RAM IO ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO balls when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD and SAMPLE Z instructions can be used to capture the contents of the IO ring.

The Boundary Scan Order tables show the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI and the LSB is connected to TDO.

#### Identification (ID) Register

The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in Identification Register Definitions on page 16.

#### **TAP Instruction Set**

#### Overview

Eight different instructions are possible with the three-bit instruction register. All combinations are listed in Identification Codes on page 17. Three of these instructions are listed as RESERVED and must not be used. The other five instructions are described in this section in detail.

The TAP controller used in this SRAM is not fully compliant to the 1149.1 convention because some of the mandatory 1149.1 instructions are not fully implemented.

The TAP controller cannot be used to load address data or control signals into the SRAM and cannot preload the IO buffers. The SRAM does not implement the 1149.1 commands EXTEST or INTEST or the PRELOAD portion of SAMPLE/PRELOAD; rather, it performs a capture of the IO ring when these instructions are executed.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO balls. To execute the instruction after it is shifted in, the TAP controller must be moved into the Update-IR state.

#### **EXTEST**

EXTEST is a mandatory 1149.1 instruction which is executed whenever the instruction register is loaded with all 0s. EXTEST is not implemented in this SRAM TAP controller, and therefore this device is not compliant to 1149.1. The TAP controller does recognize an all-0 instruction.

When an EXTEST instruction is loaded into the instruction register, the SRAM responds as if a SAMPLE/PRELOAD instruction has been loaded. There is one difference between the two instructions. Unlike the SAMPLE/PRELOAD instruction, EXTEST places the SRAM outputs in a High Z state.

#### **IDCODE**

The IDCODE instruction loads a vendor-specific, 32-bit code into the instruction register. It also places the instruction register between the TDI and TDO balls and shifts the IDCODE out of the device when the TAP controller enters the Shift-DR state.

The IDCODE instruction is loaded into the instruction register during power up or whenever the TAP controller is in a test logic reset state.

#### SAMPLE Z

The SAMPLE Z instruction connects the boundary scan register between the TDI and TDO pins when the TAP controller is in a Shift-DR state. It also places all SRAM outputs into a High Z state.

#### SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. The PRELOAD portion of this instruction is not implemented, so the device TAP controller is not fully 1149.1 compliant.

When the SAMPLE/PRELOAD instruction is loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the inputs and bidirectional balls is captured in the boundary scan register.

The user must be aware that the TAP controller clock can only operate at a frequency up to 20 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output may undergo a transition. The TAP may then try to capture a signal while in transition (metastable state). This does not harm the device, but there is no guarantee as to the value that is captured. Repeatable results may not be possible.

To guarantee that the boundary scan register captures the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture setup plus hold time ( $t_{CS}$  plus  $t_{CH}$ ).

The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still

Document Number: 001-15032 Rev. \*H Page 13 of 28



possible to capture all other signals and simply ignore the value of the CLK captured in the boundary scan register.

After the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO balls.

Note that since the PRELOAD part of the command is not implemented, putting the TAP to the Update-DR state while performing a SAMPLE/PRELOAD instruction has the same effect as the Pause-DR command.


#### **BYPASS**

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO balls. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

#### Reserved

These instructions are not implemented but are reserved for future use. Do not use these instructions.

## **TAP Timing**





## **TAP AC Switching Characteristics**

Over the Operating Range [12, 13]

Parameter	Description	Min	Max	Unit
Clock				
t <sub>TCYC</sub>	TCK Clock Cycle Time	50	_	ns
t <sub>TF</sub>	TCK Clock Frequency	_	20	MHz
t <sub>TH</sub>	TCK Clock HIGH time	20	_	ns
t <sub>TL</sub>	TCK Clock LOW time	20	_	ns
<b>Output Time</b>	es	•		
t <sub>TDOV</sub>	TCK Clock LOW to TDO Valid	_	10	ns
t <sub>TDOX</sub>	TCK Clock LOW to TDO Invalid	0	_	ns
Setup Times	<u> </u>	•		
t <sub>TMSS</sub>	TMS Setup to TCK Clock Rise	5	_	ns
t <sub>TDIS</sub>	TDI Setup to TCK Clock Rise	5	_	ns
t <sub>CS</sub>	Capture Setup to TCK Rise	5	_	ns
<b>Hold Times</b>		•	•	
t <sub>TMSH</sub>	TMS Hold after TCK Clock Rise	5	_	ns
t <sub>TDIH</sub>	TDI Hold after Clock Rise	5	_	ns
t <sub>CH</sub>	Capture Hold after Clock Rise	5	-	ns


<sup>12.</sup>  $t_{CS}$  and  $t_{CH}$  refer to the setup and hold time requirements of latching data from the boundary scan register. 13. Test conditions are specified using the load in TAP AC Test Conditions.  $t_{R}/t_{F}$  = 1 ns.



## 2.5 V TAP AC Test Conditions

Input pulse levels	V <sub>SS</sub> to 2.5 V
Input rise and fall time	1 ns
Input timing reference levels	1.25 V
Output reference levels	1.25 V
Test load termination supply voltage	1.25 V

## 2.5 V TAP AC Output Load Equivalent



## **TAP DC Electrical Characteristics and Operating Conditions**

(0 °C < T<sub>A</sub> < +70 °C;  $V_{DD}$  = 2.5 V  $\pm$  0.125 V unless otherwise noted)<sup>[14]</sup>

Parameter	Description	Test Conditions	Min	Max	Unit
V <sub>OH1</sub>	Output HIGH Voltage	$I_{OH} = -1.0 \text{ mA}, V_{DDQ} = 2.5 \text{ V}$	1.7	-	V
V <sub>OH2</sub>	Output HIGH Voltage	$I_{OH} = -100 \mu A, V_{DDQ} = 2.5 V$	2.1	_	V
V <sub>OL1</sub>	Output LOW Voltage	$I_{OL}$ = 1.0 mA, $V_{DDQ}$ = 2.5 V	_	0.4	V
$V_{OL2}$	Output LOW Voltage	I <sub>OL</sub> = 100 μA, V <sub>DDQ</sub> = 2.5 V	_	0.2	V
V <sub>IH</sub>	Input HIGH Voltage	V <sub>DDQ</sub> = 2.5 V	1.7	V <sub>DD</sub> + 0.3	V
$V_{IL}$	Input LOW Voltage	$V_{DDQ} = 2.5 V$	-0.3	0.7	V
I <sub>X</sub>	Input Load Current	$GND \le V_I \le V_{DDQ}$	<b>-</b> 5	5	μΑ

## **Identification Register Definitions**

Instruction Field	CY7C1470BV25 (2 M × 36)	CY7C1472BV25 (4 M × 18)	CY7C1474BV25 (1 M × 72)	Description
Revision Number (31:29)	000	000	000	Describes the version number
Device Depth (28:24)	01011	01011	01011	Reserved for internal use
Architecture/Memory Type (23:18)	001000	001000	001000	Defines memory type and architecture
Bus Width/Density (17:12)	100100	010100	110100	Defines width and density
Cypress JEDEC ID Code (11:1)	00000110100	00000110100	00000110100	Allows unique identification of SRAM vendor
ID Register Presence Indicator (0)	1	1	1	Indicates the presence of an ID register

## **Scan Register Sizes**

Register Name	Bit Size (× 36)	Bit Size (× 18)	Bit Size (× 72)
Instruction	3	3	3
Bypass	1	1	1
ID	32	32	32
Boundary Scan Order–165-ball FBGA	71	52	-
Boundary Scan Order–209-ball BGA	_	_	110

#### Note

14. All voltages refer to V<sub>SS</sub> (GND).



## **Identification Codes**

Instruction	Code	Description
EXTEST	000	Captures IO ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM outputs to High Z state. This instruction is not 1149.1-compliant.
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operations.
SAMPLE Z	010	Captures IO ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a High Z state.
RESERVED	011	Do Not Use: This instruction is reserved for future use.
SAMPLE/PRELOAD	100	Captures IO ring contents. Places the boundary scan register between TDI and TDO. Does not affect SRAM operation. This instruction does not implement 1149.1 preload function and is therefore not 1149.1-compliant.
RESERVED	101	Do Not Use: This instruction is reserved for future use.
RESERVED	110	Do Not Use: This instruction is reserved for future use.
BYPASS	111	Places the bypass register between TDI and TDO. This operation does not affect SRAM operations.

# Boundary Scan Exit Order (2 M × 36)

Bit #	165-ball ID
1	C1
2	D1
3	E1
4	D2
5	E2
6	F1
7	G1
8	F2
9	G2
10	J1
11	K1
12	L1
13	J2
14	M1
15	N1
16	K2
17	L2
18	M2
19	R1
20	R2

Bit #	165-ball ID
21	R3
22	P2
23	R4
24	P6
25	R6
26	R8
27	P3
28	P4
29	P8
30	P9
31	P10
32	R9
33	R10
34	R11
35	N11
36	M11
37	L11
38	M10
39	L10
40	K11

Bit #	165-ball ID	
41	J11	
42	K10	
43	J10	
44	H11	
45	G11	
46	F11	
47	E11	
48	D10	
49	D11	
50	C11	
51	G10	
52	F10	
53	E10	
54	A9	
55	В9	
56	A10	
57	B10	
58	A8	
59	B8	
60	A7	

Bit #	165-ball ID
61	B7
62	B6
63	A6
64	B5
65	A5
66	A4
67	B4
68	В3
69	A3
70	A2
71	B2

Document Number: 001-15032 Rev. \*H Page 17 of 28



## **Boundary Scan Exit Order (4 M × 18)**

Bit #	165-ball ID	
1	D2	
2	E2	
3	F2	
4	G2	
5	J1	
6	K1	
7	L1	
8	M1	
9	N1	
10	R1	
11	R2	
12	R3	
13	P2	

Bit #	165-ball ID	
14	R4	
15	P6	
16	R6	
17	R8	
18	P3	
19	P4	
20	P8	
21	P9	
22	P10	
23	R9	
24	R10	
25	R11	
26	M10	

Bit #	165-ball ID
27	L10
28	K10
29	J10
30	H11
31	G11
32	F11
33	E11
34	D11
35	C11
36	A11
37	A9
38	B9
39	A10

Bit #	165-ball ID	
40	B10	
41	A8	
42	B8	
43	A7	
44	B7	
45	В6	
46	A6	
47	B5	
48	A4	
49	В3	
50	A3	
51	A2	
52	B2	

## **Boundary Scan Exit Order (1 M × 72)**

_	
Bit #	209-ball ID
1	A1
2	A2
3	B1
4	B2
5	C1
6	C2
7	D1
8	D2
9	E1
10	E2
11	F1
12	F2
13	G1
14	G2
15	H1
16	H2
17	J1
18	J2
19	L1
20	L2
21	M1
22	M2
23	N1
24	N2
25	P1
26	P2
27	R2
28	R1

Bit #	209-ball ID	
29	T1	
30	T2	
31	U1	
32	U2	
33	V1	
34	V2	
35	W1	
36	W2	
37	T6	
38	V3	
39	V4	
40	U4	
41	W5	
42	V6	
43	W6	
44	V5	
45	U5	
46	U6	
47	W7	
48	V7	
49	U7	
50	V8	
51	V9	
52	W11	
53	W10	
54	V11	
55	V10	
56	U11	

Bit #	209-ball ID		
57	U10		
58	T11		
59	T10		
60	R11		
61	R10		
62	P11		
63	P10		
64	N11		
65	N10		
66	M11		
67	M10		
68	L11		
69	L10		
70	P6		
71	J11		
72	J10		
73	H11		
74	H10		
75	G11		
76	G10		
77	F11		
78	F10		
79	E10		
80	E11		
81	D11		
82	D10		
83	C11		
84	C10		

Bit #	209-ball ID	
85	B11	
86	B10	
87	A11	
88	A10	
89	A7	
90	A5	
91	A9	
92	U8	
93	A6	
94	D6	
95	K6	
96	B6	
97	K3	
98	A8	
99	B4	
100	В3	
101	C3	
102	C4	
103	C8	
104	C9	
105	В9	
106	B8	
107	A4	
108	C6	
109	B7	
110	A3	



## **Maximum Ratings**

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested. Storage Temperature ...... –65 °C to +150 °C Ambient Temperature with

Power Applied ...... –55 °C to +125 °C Supply Voltage on  $V_{DD}$  Relative to GND .....-0.5 V to +3.6 V Supply Voltage on  $V_{DDQ}$  Relative to GND..... -0.5 V to  $+V_{DD}$ DC to Outputs in Tri-State.....-0.5 V to V<sub>DDQ</sub> + 0.5 V

DC Input Voltage .....–0.5 V to  $V_{DD}$  + 0.5 V

Current into Outputs (LOW)	20 mA
Static Discharge Voltage(MIL-STD-883, Method 3015)	. > 2001 V
Latch up Current	> 200 mA

## **Operating Range**

Range	remperature		V <sub>DDQ</sub>	
Commercial	0 °C to +70 °C	2.5 V – 5% / +5%		
Industrial	–40 °C to +85 °C		$V_{DD}$	

## **Electrical Characteristics**

Over the Operating Range<sup>[15, 16]</sup>

Parameter	Description	Test Condi	tions	Min	Max	Unit
$V_{DD}$	Power Supply Voltage			2.375	2.625	V
$V_{DDQ}$	IO Supply Voltage	For 2.5 V IO		2.375	$V_{DD}$	V
V <sub>OH</sub>	Output HIGH Voltage	For 2.5 V IO, I <sub>OH</sub> = -1.0 mA		2.0	-	V
V <sub>OL</sub>	Output LOW Voltage	For 2.5 V IO, I <sub>OL</sub> = 1.0 mA		_	0.4	V
V <sub>IH</sub>	Input HIGH Voltage <sup>[15]</sup>	For 2.5 V IO		1.7	V <sub>DD</sub> + 0.3 V	V
V <sub>IL</sub>	Input LOW Voltage <sup>[15]</sup>	For 2.5 V IO		-0.3	0.7	V
I <sub>X</sub>	Input Leakage Current except ZZ and MODE	$GND \le V_I \le V_{DDQ}$ $Input = V_{SS}$		<b>–</b> 5	5	μА
	Input Current of MODE			-30	-	μΑ
		Input = V <sub>DD</sub>		-	5	μΑ
	Input Current of ZZ	Input = V <sub>SS</sub> Input = V <sub>DD</sub>		<b>-</b> 5	_	μΑ
				-	30	μΑ
I <sub>OZ</sub>	Output Leakage Current	$GND \le V_I \le V_{DDQ}$ , Output Disabled		<b>–</b> 5	5	μΑ
I <sub>DD</sub> <sup>[17]</sup>	V <sub>DD</sub> Operating Supply	$V_{DD} = Max$ , $I_{OUT} = 0$ mA,	4.0-ns cycle, 250 MHz	-	450	mA
		$f = f_{MAX} = 1/t_{CYC}$	5.0-ns cycle, 200 MHz	-	450	mA
			6.0-ns cycle, 167 MHz	-	400	mA
I <sub>SB1</sub>	Automatic CE	Max. V <sub>DD</sub> , Device Deselected,	4.0-ns cycle, 250MHz	-	200	mA
	Power Down Current—TTL Inputs	$V_{IN} \ge V_{IH} \text{ or } V_{IN} \le V_{IL},$ $f = f_{MAX} = 1/t_{CYC}$	5.0-ns cycle, 200 MHz	-	200	mA
	Garrent 112 mpate		6.0-ns cycle, 167 MHz	-	200	mA
I <sub>SB2</sub>	Automatic CE Power Down Current—CMOS Inputs	$\begin{aligned} &\text{Max. V}_{DD}, \text{ Device Deselected,} \\ &\text{V}_{IN} \leq 0.3 \text{ V or} \\ &\text{V}_{IN} \geq \text{V}_{DDQ} - 0.3 \text{ V, f = 0} \end{aligned}$	All speed grades	-	120	mA

Document Number: 001-15032 Rev. \*H Page 19 of 28

<sup>15.</sup> Overshoot:  $V_{IH}(AC) < V_{DD} + 1.5 V$  (pulse width less than  $t_{CYC}/2$ ). Undershoot:  $V_{IL}(AC) > -2 V$  (pulse width less than  $t_{CYC}/2$ ). 16.  $T_{Power-up}$ : assumes a linear ramp from 0 V to  $V_{DD}$  (min.) within 200 ms. During this time  $V_{IH} < V_{DD}$  and  $V_{DDQ} \le V_{DD}$ . 17. The operation current is calculated with 50% read cycle and 50% write cycle.



# **Electrical Characteristics** (continued) Over the Operating Range<sup>[15, 16]</sup> (continued)

Parameter	Description	Test Conditions		Min	Max	Unit
I <sub>SB3</sub>		Max. V <sub>DD</sub> , Device Deselected,	4.0-ns cycle, 250 MHz	_	200	mA
	Power Down Current—CMOS Inputs	5 inputs   v <sub>IN</sub> ≥ v <sub>DDQ</sub> – 0.3 v,	5.0-ns cycle, 200 MHz	ı	200	mA
	, , , , , , , , , , , , , , , , , , , ,		6.0-ns cycle, 167 MHz	-	200	mA
I <sub>SB4</sub>	Automatic CE Power Down Current—TTL Inputs	$\begin{aligned} &\text{Max. V}_{DD},  \text{Device Deselected,} \\ &\text{V}_{IN} \geq \text{V}_{IH}   \text{or}   \text{V}_{IN} \leq \text{V}_{IL},  f = 0 \end{aligned}$	All speed grades	1	135	mA

## Capacitance

Tested initially and after any design or process changes that may affect these parameters.

Parameter	Description	Test Conditions	100-pin TQFP Max	165-ball FBGA Max	209-ball FBGA Max	Unit
C <sub>ADDRESS</sub>	Address Input Capacitance	T <sub>A</sub> = 25 °C, f = 1 MHz,	6	6	6	pF
C <sub>DATA</sub>	Data Input Capacitance	V <sub>DD</sub> = 2.5 V V <sub>DDO</sub> = 2.5 V	5	5	5	pF
C <sub>CTRL</sub>	Control Input Capacitance	V DDQ - 2.3 V	8	8	8	pF
C <sub>CLK</sub>	Clock Input Capacitance		6	6	6	pF
C <sub>IO</sub>	Input/Output Capacitance		5	5	5	pF


## **Thermal Resistance**

Tested initially and after any design or process changes that may affect these parameters.

Parameter	Description	Test Conditions	100-pin TQFP Package	165-ball FBGA Package	209-ball FBGA Package	Unit
$\Theta_{\sf JA}$	Thermal Resistance (Junction to Ambient)	Test conditions follow standard test methods and	24.63	16.3	15.2	°C/W
ΘJC	Thermal Resistance (Junction to Case)	procedures for measuring thermal impedance, per EIA/JESD51.	2.28	2.1	1.7	°C/W

## **AC Test Loads and Waveforms**

#### 2.5 V IO Test Load





## **Switching Characteristics**

Over the Operating Range<sup>[18, 19]</sup>

Damamat - :-	December 1	250 MHz		200 MHz		167 MHz		11
Parameter	Description		Max	Min	Max	Min	Max	- Unit
t <sub>Power</sub> <sup>[20]</sup>	V <sub>CC</sub> (typical) to the First Access Read or Write	1	_	1	_	1	_	ms
Clock								
t <sub>CYC</sub>	Clock Cycle Time	4.0	_	5.0	_	6.0	_	ns
F <sub>MAX</sub>	Maximum Operating Frequency	_	250	_	200	_	167	MHz
t <sub>CH</sub>	Clock HIGH	2.0	_	2.0	_	2.2	_	ns
t <sub>CL</sub>	Clock LOW	2.0	_	2.0	_	2.2	_	ns
<b>Output Times</b>								
t <sub>co</sub>	Data Output Valid After CLK Rise	_	3.0	_	3.0	_	3.4	ns
t <sub>OEV</sub>	OE LOW to Output Valid	_	3.0	_	3.0	_	3.4	ns
t <sub>DOH</sub>	Data Output Hold After CLK Rise	1.3	_	1.3	_	1.5	_	ns
t <sub>CHZ</sub>	Clock to High Z <sup>[21, 22, 23]</sup>	_	3.0	_	3.0	_	3.4	ns
t <sub>CLZ</sub>	Clock to Low Z <sup>[21, 22, 23]</sup>	1.3	_	1.3	_	1.5	_	ns
t <sub>EOHZ</sub>	OE HIGH to Output High Z <sup>[21, 22, 23]</sup>	_	3.0	_	3.0	_	3.4	ns
t <sub>EOLZ</sub>	OE LOW to Output Low Z <sup>[21, 22, 23]</sup>	0	_	0	_	0	_	ns
Setup Times								
t <sub>AS</sub>	Address Setup Before CLK Rise	1.4	_	1.4	_	1.5	_	ns
t <sub>DS</sub>	Data Input Setup Before CLK Rise	1.4	-	1.4	_	1.5	_	ns
t <sub>CENS</sub>	CEN Setup Before CLK Rise	1.4	_	1.4	_	1.5	_	ns
t <sub>WES</sub>	WE, BW <sub>x</sub> Setup Before CLK Rise	1.4	_	1.4	_	1.5	_	ns
t <sub>ALS</sub>	ADV/LD Setup Before CLK Rise	1.4	_	1.4	_	1.5	_	ns
t <sub>CES</sub>	Chip Select Setup	1.4	_	1.4	_	1.5	_	ns
Hold Times								
t <sub>AH</sub>	Address Hold After CLK Rise	0.4	_	0.4	_	0.5	_	ns
t <sub>DH</sub>	Data Input Hold After CLK Rise	0.4	_	0.4	_	0.5	_	ns
t <sub>CENH</sub>	CEN Hold After CLK Rise	0.4	_	0.4	_	0.5	_	ns
t <sub>WEH</sub>	WE, BW <sub>x</sub> Hold After CLK Rise	0.4	_	0.4	_	0.5	_	ns
t <sub>ALH</sub>	ADV/LD Hold after CLK Rise	0.4	_	0.4	_	0.5	_	ns
t <sub>CEH</sub>	Chip Select Hold After CLK Rise	0.4	_	0.4	_	0.5	_	ns

- Notes
  18. Timing reference is 1.25 V when V<sub>DDQ</sub> = 2.5 V.
  19. Test conditions shown in (a) of AC Test Loads and Waveforms on page 20 unless otherwise noted.
  20. This part has a voltage regulator internally; t<sub>power</sub> is the time power is supplied above V<sub>DD</sub> minimum initially, before a read or write operation can be initiated.
  21. t<sub>CHZ</sub>, t<sub>CLZ</sub>, t<sub>EOLZ</sub>, and t<sub>EOHZ</sub> are specified with AC test conditions shown in (b) of AC Test Loads and Waveforms on page 20. Transition is measured ±200 mV from steady-state voltage.
  22. At any supplied voltage and temperature, t<sub>EOHZ</sub> is less than t<sub>EOLZ</sub> and t<sub>CHZ</sub> is less than t<sub>CLZ</sub> to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve High Z before Low Z under the same system conditions.
  23. This parameter; is sampled and not 100% tested
- 23. This parameter is sampled and not 100% tested.

Document Number: 001-15032 Rev. \*H


Page 21 of 28



## **Switching Waveforms**

Figure 2 shows read-write timing waveform. [24, 25, 26]

Figure 2. Read/Write Timing



## Notes

24. For this waveform ZZ is tied LOW.

25. When  $\overline{\text{CE}}$  is LOW,  $\overline{\text{CE}}_1$  is LOW,  $\overline{\text{CE}}_2$  is HIGH, and  $\overline{\text{CE}}_3$  is LOW. When  $\overline{\text{CE}}$  is HIGH,  $\overline{\text{CE}}_1$  is HIGH,  $\overline{\text{CE}}_2$  is LOW, or  $\overline{\text{CE}}_3$  is HIGH.

26. Order of the Burst sequence is determined by the status of the MODE (0 = Linear, 1 = Interleaved). Burst operations are optional.

[+] Feedback



## Switching Waveforms (continued)

Figure 3 shows NOP, STALL and DESELECT Cycles waveform. [27, 28, 29]

Figure 3. NOP, STALL and DESELECT Cycles





Figure 4 shows ZZ Mode timing waveform. [30, 31]

Figure 4. ZZ Mode Timing



#### Notes

- 27. For this waveform ZZ is tied LOW.
  28. When  $\overline{CE}$  is LOW,  $\overline{CE}_1$  is LOW,  $\overline{CE}_2$  is HIGH, and  $\overline{CE}_3$  is LOW. When  $\overline{CE}$  is HIGH,  $\overline{CE}_1$  is HIGH,  $\overline{CE}_2$  is LOW, or  $\overline{CE}_3$  is HIGH.
  29. The IGNORE CLOCK EDGE or STALL cycle (Clock 3) illustrated  $\overline{CE}$ N being used to create a pause. A write into performed during this cycle.
- 30. Device must be deselected when entering ZZ mode. See Truth Table on page 10 for all possible signal conditions to deselect the device.
- 31. IOs are in High Z when exiting ZZ sleep mode.




## **Ordering Information**

Cypress offers other versions of this type of product in many different configurations and features. The below table contains only the list of parts that are currently available. For a complete listing of all options, visit the Cypress website at <a href="https://www.cypress.com/products">www.cypress.com/products</a> or contact your local sales representative. Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives and distributors. To find the office closest to you, visit us at t <a href="http://www.cypress.com/go/datasheet/offices">http://www.cypress.com/go/datasheet/offices</a>.

Speed (MHz)	Ordering Code	Package Diagram	Part and Package Type	Operating Range
167	CY7C1470BV25-167AXC	51-85050	100-pin Thin Quad Flat Pack (14 × 20 × 1.4 mm) Pb-free	Commercial
	CY7C1470BV25-167BZXI	51-85165	165-ball Fine-Pitch Ball Grid Array (15 × 17 × 1.4 mm) Pb-free	
200	CY7C1470BV25-200AXC	51-85050	100-pin Thin Quad Flat Pack (14 × 20 × 1.4 mm) Pb-free	Commercial
	CY7C1472BV25-200AXC	51-85050	100-pin Thin Quad Flat Pack (14 × 20 × 1.4 mm) Pb-free	
	CY7C1470BV25-200BZXI	51-85165	165-ball Fine-Pitch Ball Grid Array (15 × 17 × 1.4 mm) Pb-free	Industrial
250	CY7C1470BV25-250AXC	51-85050	100-pin Thin Quad Flat Pack (14 × 20 × 1.4 mm) Pb-free	Commercial


#### **Ordering Code Definitions**





## **Package Diagrams**

Figure 5. 100-pin TQFP (14 × 20 × 1.4 mm), 51-85050




51-85050 \*D


Document Number: 001-15032 Rev. \*H Page 25 of 28




## Package Diagrams (continued)

#### Figure 6. 165-ball FBGA (15 × 17 × 1.4 mm), 51-85165







51-85165 \*B

Document Number: 001-15032 Rev. \*H

Page 26 of 28



## **Document History Page**

Document Title: CY7C1470BV25/CY7C1472BV25/CY7C1474BV25, 72-Mbit (2 M × 36/4 M × 18/1 M × 72) Pipelined SRAM with NoBL™ Architecture Document Number: 001-15032 REV. ECN No. **Issue Date** Orig. of Change **Description of Change** See ECN 1032642 VKN/KKVTMP New data sheet \*A 1562503 See ECN VKN/AESA Removed 1.8V IO offering from the data sheet \*B 1897447 See ECN VKN/AESA Added footnote 14 related to IDD \*C 2082487 See ECN VKN Converted from preliminary to final \*D VKN/PYRS 2159486 See ECN Minor Change-Moved to the external web \*F 2898663 03/24/2010 NJY Removed inactive parts from Ordering Information table; Updated package Removed inactive part numbers CY7C1470BV25-167BZC,CY7C1470BV25-167BZI, CY7C1470BV25-167BZXC,CY7C1470BV25-200BZC, \*F 2905460 04/06/2010 **VKN** CY7C1472BV25-250BZC,CY7C1474BV25-167BGC, CY7C1474BV25-167BGI, CY7C1474BV25-200BGC,CY7C1474BV25-200BGI, CY7C1474BV25-200BGXI, from the ordering information table. \*G 3061663 10/15/2010 NJY Removed pruned parts CY7C1472BV25-200BZI, CY7C1472BV25-200BZIT from ordering information table. Removed associated package. Added Ordering Code Definitions, sales links, and TOC. \*H 3207526 03/28/2011 NJY **Updated Ordering Information.** Updated Package Diagrams. Updated in new template.

Document Number: 001-15032 Rev. \*H Page 27 of 28



## Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Automotive cypress.com/go/automotive Clocks & Buffers cypress.com/go/clocks Interface cypress.com/go/interface cypress.com/go/powerpsoc

cypress.com/go/plc
Memory cypress.com/go/memory
Optical & Image Sensing cypress.com/go/image
PSoC cypress.com/go/psoc
Touch Sensing cypress.com/go/touch
USB Controllers cypress.com/go/USB
Wireless/RF cypress.com/go/wireless

#### **PSoC Solutions**

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2007-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-15032 Rev. \*H Revised March 28, 2011 Page 28 of 28

NoBL and No Bus Latency are trademarks of Cypress Semiconductor Corporation. ZBT is a trademark of Integrated Device Technology, Inc. All products and company names mentioned in this document may be the trademarks of their respective holders.