## Features

- True dual-ported memory cells that allow simultaneous access of the same memory location
- Six flow through/pipelined devices:

口 $16 \mathrm{~K} \times 16 / 18$ organization (CY7C09269V/369V)
a 32K x 16/18 organization (CY7C09279V/379V)
a 64K x 16/18 organization (CY7C09289V/389V)
■ Three modes:
a Flow through
a Pipelined
a Burst
■ Pipelined output mode on both ports allows fast 100 MHz operation

■ 0.35 micron CMOS for optimum speed and power
High speed clock to data access: $6.5^{[1,2]}, 7.5^{[2]}, 9,12 \mathrm{~ns}$ (max)

■ 3.3V low operating power:
$\square$ Active $=115 \mathrm{~mA}$ (typical)
口 Standby $=10 \mu \mathrm{~A}$ (typical)
■ Fully synchronous interface for easier operation
■ Burst counters increment addresses internally:
a Shorten cycle times
a Minimize bus noise
$\square$ Supported in flow through and pipelined modes
■ Dual chip enables easy depth expansion
■ Upper and lower byte controls for bus matching

- Automatic power down

■ Commercial and industrial temperature ranges
■ Pb-Free 100-pin TQFP package available


## Notes

1. Call for availability.
2. See page 6 for Load Conditions.
3. $\mathrm{I} / \mathrm{O}_{8}-\mathrm{l} / \mathrm{O}_{15}$ for x 16 devices; $\mathrm{I} / \mathrm{O}_{9}-\mathrm{l} / \mathrm{O}_{17}$ for x 18 devices.
4. $\mathrm{I} / \mathrm{O}_{0}-\mathrm{l} / \mathrm{O}_{7}$ for $\times 16$ devices. $\mathrm{I} / \mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{8}$ for $\times 18$ devices.
5. $\mathrm{A}_{0}-\mathrm{A}_{13}$ for $16 \mathrm{~K} ; \mathrm{A}_{0}-\mathrm{A}_{14}$ for $32 \mathrm{~K} ; \mathrm{A}_{0}-\mathrm{A}_{15}$ for 64 K devices.

## Pinouts

Figure 1. 100-Pin TQFP (Top View)


Notes
6. This pin is NC for CY7C09269V.
7. This pin is NC for CY7C09269V and CY7C09279V.
8. For CY7C09269V and CY7C09279V, pin\#18 connected to $\mathrm{V}_{\mathrm{CC}}$ is pin compatible to an IDT $5 \mathrm{~V} \times 16$ pipelined device; connecting pin \#18 and \#58 to GND is pin compatible to an IDT 5V x16 flow through device.

Pinouts (continued)
Figure 2. 100-Pin TQFP (Top View)


## Selection Guide

| Specifications | CY7C09269V/79V/89V CY7C09369V/79V/89V $-6^{[1,2]}$ | CY7C09269V/79V/89V CY7C09369V/79V/89V $-7^{[2]}$ | CY7C09269V/79V/89V CY7C09369V/79V/89V -9 | CY7C09269V/79V/89V CY7C09369V/79V/89V $-12$ |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {MAX2 }}$ (MHz) (Pipelined) | 100 | 83 | 67 | 50 |
| Max. Access Time (ns) (Clock to Data, Pipelined) | 6.5 | 7.5 | 9 | 12 |
| Typical Operating Current Icc (mA) | 175 | 155 | 135 | 115 |
| Typical Standby Current for $I_{\text {SB1 }}$ (mA) (Both Ports TTL Level) | 25 | 25 | 20 | 20 |
| Typical Standby Current for ${ }^{\text {SB3 }}(\mu \mathrm{A})$ (Both Ports CMOS Level) | 10 | 10 | 10 | 10 |

## Notes

9. This pin is NC for CY7C09369V.
10. This pin is NC for CY7C09369V and CY7C09379V.

## Pin Definitions

| Left Port | Right Port | Description |
| :---: | :---: | :---: |
| $\mathrm{A}_{0 L}-\mathrm{A}_{15 \mathrm{~L}}$ | $\mathrm{A}_{0 \mathrm{R}}-\mathrm{A}_{15 \mathrm{R}}$ | Address Inputs ( $\mathrm{A}_{0}-\mathrm{A}_{14}$ for $32 \mathrm{~K}, \mathrm{~A}_{0}-\mathrm{A}_{13}$ for 16 K devices). |
| $\overline{\mathrm{ADS}}_{\mathrm{L}}$ | $\overline{\mathrm{ADS}}_{\mathrm{R}}$ | Address Strobe Input. Used as an address qualifier. This signal must be asserted LOW to access the part using an externally supplied address. Asserting this signal LOW also loads the burst counter with the address present on the address pins. |
| $\overline{\mathrm{CE}}_{0 \mathrm{~L}}, \mathrm{CE}_{1 \mathrm{~L}}$ | $\overline{C E}_{0 R}, \mathrm{CE}_{1 R}$ | Chip Enable Input. To select either the left or right port, both $\overline{\mathrm{CE}}_{0}$ AND CE $_{1}$ must be asserted to their active states ( $\overline{C E}_{0} \leq V_{\mathrm{IL}}$ and $\left.C E_{1} \geq \mathrm{V}_{\mathrm{IH}}\right)$. |
| $\mathrm{CLK}_{\mathrm{L}}$ | $\mathrm{CLK}_{\mathrm{R}}$ | Clock Signal. This input can be free running or strobed. Maximum clock input rate is $\mathrm{f}_{\text {MAX }}$. |
| $\overline{\mathrm{CNTEN}}_{\text {L }}$ | $\overline{\text { CNTEN }}_{\text {R }}$ | Counter Enable Input. Asserting this signal LOW increments the burst address counter of its respective port on each rising edge of CLK. CNTEN is disabled if $\overline{\text { ADS }}$ or CNTRST are asserted LOW. |
| $\overline{\text { CNTRST }}_{\text {L }}$ | $\overline{\text { CNTRST }}_{\text {R }}$ | Counter Reset Input. Asserting this signal LOW resets the burst address counter of its respective port to zero. CNTRST is not disabled by asserting ADS or CNTEN. |
| $\mathrm{I}^{\prime} \mathrm{O}_{0 \mathrm{~L}}-\mathrm{l} / \mathrm{O}_{17 \mathrm{~L}}$ | $\mathrm{I} / \mathrm{O}_{0 \mathrm{R}}-\mathrm{l} / \mathrm{O}_{17 \mathrm{R}}$ | Data Bus Input/Output (1/O $\mathrm{O}_{-} \mathrm{l} / \mathrm{O}_{15}$ for $\times 16$ devices). |
| $\overline{L B}_{L}$ | $\overline{L B}_{\mathrm{R}}$ | Lower Byte Select Input. Asserting this signal LOW enables read and write operations to the lower byte. ( $\mathrm{I} / \mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{8}$ for $\mathrm{x} 18, \mathrm{I} / \mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{7}$ for x 16 ) of the memory array. For read operations both the LB and OE signals must be asserted to drive output data on the lower byte of the data pins. |
| $\overline{U B}_{L}$ | $\overline{U B}_{R}$ | Upper Byte Select Input. Same function as $\overline{\mathrm{LB}}$, but to the upper byte ( $/$ / $\mathrm{O}_{8 / 9 \mathrm{~L}}-\mathrm{l} / \mathrm{O}_{15 / 17 \mathrm{~L}}$ ). |
| $\overline{\mathrm{OE}}_{\mathrm{L}}$ | $\overline{\mathrm{OE}}_{\mathrm{R}}$ | Output Enable Input. This signal must be asserted LOW to enable the I/O data pins during read operations. |
| $\mathrm{R} / \bar{W}_{\mathrm{L}}$ | $\mathrm{R} / \bar{W}_{\mathrm{R}}$ | Read/Write Enable Input. This signal is asserted LOW to write to the dual port memory array. For read operations, assert this pin HIGH. |
| $\overline{\text { FT/PIPE }}$ | $\overline{\mathrm{FT}} / \mathrm{PIPE}_{\mathrm{R}}$ | Flow Through/Pipelined Select Input. For flow through mode operation, assert this pin LOW. For pipelined mode operation, assert this pin HIGH. |
| GND |  | Ground Input. |
| NC |  | No Connect. |
| $\mathrm{V}_{\mathrm{CC}}$ |  | Power Input. |

## Functional Description

The CY7C09269V/79V/89V and CY7C09369V/79V/89V are high speed 3.3 V synchronous CMOS $16 \mathrm{~K}, 32 \mathrm{~K}$, and $64 \mathrm{~K} \times 16 / 18$ dual-port static RAMs. Two ports are provided, permitting independent, simultaneous access for reads and writes to any location in memory ${ }^{[11]}$. Registers on control, address, and data lines allow for minimal setup and hold times. In pipelined output mode, data is registered for decreased cycle time. Clock to data valid $\mathrm{t}_{\mathrm{CD} 2}=6.5 \mathrm{~ns}^{[1,2]}$ (pipelined). Flow through mode can also be used to bypass the pipelined output register to eliminate access latency. In flow through mode, data is available $\mathrm{t}_{\mathrm{CD1}}=$ 18 ns after the address is clocked into the device. Pipelined output or flow through mode is selected through the FT/Pipe pin.
Each port contains a burst counter on the input address register. The internal write pulse width is independent of the LOW to HIGH transition of the clock signal. The internal write pulse is self timed to allow the shortest possible cycle times.

A HIGH on $\overline{C E}_{0}$ or LOW on $\mathrm{CE}_{1}$ for one clock cycle powers down the internal circuitry to reduce the static power consumption. The use of multiple Chip Enables enables easier banking of multiple chips for depth expansion configurations. In the pipelined mode, one cycle is required with $\overline{\mathrm{CE}}_{0}$ LOW and $\mathrm{CE}_{1}$ HIGH to reactivate the outputs.
Counter enable inputs are provided to stall the operation of the address input and use the internal address generated by the internal counter for fast interleaved memory applications. A port's burst counter is loaded with the port's Address Strobe (ADS). When the port's Count Enable (CNTEN) is asserted, the address counter increments on each LOW to HIGH transition of that port's clock signal. This reads/writes one word from or into each successive address location, until $\overline{\text { CNTEN }}$ is deasserted. The counter can address the entire memory array and loop back to the start. Counter Reset ( $\overline{\mathrm{CNTRST}}$ ) is used to reset the burst counter.
All parts are available in 100-pin Thin Quad Plastic Flatpack (TQFP) packages.

[^0]
## Maximum Ratings ${ }^{[12]}$

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage Temperature $\qquad$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied. $\qquad$ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential $\qquad$ -0.5 V to +4.6 V
DC Voltage Applied to Outputs in High Z State $\qquad$ -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$

DC Input Voltage ......................................... -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$
Output Current into Outputs (LOW)............................. 20 mA
Static Discharge Voltage.......................................... > 1100V
(per MIL-STD-883, Method 3015)
Latch up Current.
> 200 mA

## Operating Range

| Range | Ambient Temperature | $\mathbf{V}_{\text {cc }}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $3.3 \mathrm{~V} \pm 300 \mathrm{mV}$ |
| Industrial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $3.3 \mathrm{~V} \pm 300 \mathrm{mV}$ |

## Electrical Characteristics

Over the Operating Range

| Parameter | Description |  | CY7C09269VI79V/89V CY7C09369V/79V/89V |  |  |  |  |  |  |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $-6^{[1,2]}$ |  |  | $-7^{[2]}$ |  |  | -9 |  |  | -12 |  |  |  |
|  |  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage$\left(\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} . \mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}\right)$ |  | 2.4 |  |  | 2.4 |  |  | 2.4 |  |  | 2.4 |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage$\left(\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} . \mathrm{I}_{\mathrm{OH}}=+4.0 \mathrm{~mA}\right)$ |  |  |  | 0.4 |  |  | 0.4 |  |  | 0.4 |  |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.0 |  |  | 2.0 |  |  | 2.0 |  |  | 2.0 |  |  | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage |  |  |  | 0.8 |  |  | 0.8 |  |  | 0.8 |  |  | 0.8 | V |
| $\mathrm{I}_{\text {OZ }}$ | Output Leakage Current |  | -10 |  | 10 | -10 |  | 10 | -10 |  | 10 | -10 |  | 10 | $\mu \mathrm{A}$ |
| ${ }^{\text {ICc }}$ | $\begin{aligned} & \text { Operating Current } \\ & \left(\mathrm{V}_{\mathrm{CC}}=\text { Max, } \mathrm{I}_{\text {OUT }}=0 \mathrm{~mA}\right) \\ & \text { Outputs Disabled } \end{aligned}$ | Com'l. |  | 175 | 320 |  | 155 | 275 |  | 135 | 230 |  | 115 | 180 | mA |
|  |  | Indust. |  |  |  |  | 275 | 390 |  | 185 | 300 |  |  |  | mA |
| $\mathrm{I}_{\text {SB1 }}$ | $\begin{aligned} & \text { Standby Current } \\ & {\text { (Both Ports TTL Level) }{ }^{[13]}}_{\mathrm{CE}_{\mathrm{L}} \& \mathrm{CE}_{\mathrm{R}} \geq \mathrm{V}_{\mathrm{IH}}, \mathrm{f}=\mathrm{f}_{\mathrm{MAX}}} \end{aligned}$ | Com'l. |  | 25 | 95 |  | 25 | 85 |  | 20 | 75 |  | 20 | 70 | mA |
|  |  | Indust. |  |  |  |  | 85 | 120 |  | 35 | 85 |  |  |  | mA |
| $\mathrm{I}_{\text {SB2 }}$ | Standby Current (One Port TTL Level) ${ }^{[13]}$ $\overline{C E}_{L} \mid \overline{C E}_{R} \geq V_{I H}, f=f_{\text {MAX }}$ | Com'l. |  | 115 | 175 |  | 105 | 165 |  | 95 | 155 |  | 85 | 140 | mA |
|  |  | Indust. |  |  |  |  | 165 | 210 |  | 105 | 165 |  |  |  | mA |
| $\mathrm{I}_{\text {SB3 }}$ | $\begin{aligned} & \text { Standby Current } \\ & \frac{\left(\text { Both } P_{\text {Ports }} \mathrm{CMOS} \text { Level }\right)^{[13]}}{\mathrm{CE}_{\mathrm{L}} \& \mathrm{CE}_{\mathrm{R}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}, \mathrm{f}=0} \end{aligned}$ | Com'l. |  | 10 | 250 |  | 10 | 250 |  | 10 | 250 |  | 10 | 250 | $\mu \mathrm{A}$ |
|  |  | Indust. |  |  |  |  | 10 | 250 |  | 10 | 250 |  |  |  | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {SB4 }}$ | Standby Current (One Port CMOS Level) ${ }^{[13]}$ $\mathrm{CE}_{\mathrm{L}} \mid \overline{\mathrm{CE}}_{\mathrm{R}} \geq \mathrm{V}_{\mathrm{IH}}, \mathrm{f}=\mathrm{f}_{\mathrm{MAX}}$ | Com'l. |  | 105 | 135 |  | 95 | 125 |  | 85 | 115 |  | 75 | 100 | mA |
|  |  | Indust. |  |  |  |  | 125 | 170 |  | 95 | 125 |  |  |  | mA |

## Capacitance

Tested initially and after any design or process changes that may affect these parameters.

| Parameter | Description | Test Conditions | Max | Unit |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$ | 10 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | Output Capacitance |  | 10 | pF |

[^1]Figure 3. AC Test Loads and Waveforms

(a) Normal Load (Load 1)

(b) Thévenin Equivalent (Load 1)

(c) Three-State Delay (Load 2) (Used for $\mathrm{t}_{\mathrm{CKLZ}}, \mathrm{t}_{\mathrm{OLZ}}$, and $\mathrm{t}_{\mathrm{OHZ}}$ including scope and jig)

Figure 4. AC Test Loads (Applicable to -6 and -7 only) ${ }^{[14]}$

(a) Load 1 (-6 and -7 only)

(b) Load Derating Curve

## Note

14. Test Conditions: $\mathrm{C}=10 \mathrm{pF}$.

## Switching Characteristics

Over the Operating Range

| Parameter | Description | CY7C09269V/79V/89V CY7C09369V/79V/89V |  |  |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $-6{ }^{[1,2]}$ |  | $-7^{[2]}$ |  | -9 |  | -12 |  |  |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max |  |
| $\mathrm{f}_{\text {MAX1 }}$ | $\mathrm{f}_{\text {Max }}$ Flow Through |  | 53 |  | 45 |  | 40 |  | 33 | MHz |
| $\mathrm{f}_{\text {MAX2 }}$ | $\mathrm{f}_{\text {Max }}$ Pipelined |  | 100 |  | 83 |  | 67 |  | 50 | MHz |
| $\mathrm{t}_{\mathrm{CYC1}}$ | Clock Cycle Time - Flow Through | 19 |  | 22 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\mathrm{CYC} 2}$ | Clock Cycle Time - Pipelined | 10 |  | 12 |  | 15 |  | 20 |  | ns |
| $\mathrm{t}_{\mathrm{CH} 1}$ | Clock HIGH Time - Flow Through | 6.5 |  | 7.5 |  | 12 |  | 12 |  | ns |
| $\mathrm{t}_{\mathrm{CL1}}$ | Clock LOW Time - Flow Through | 6.5 |  | 7.5 |  | 12 |  | 12 |  | ns |
| $\mathrm{t}_{\mathrm{CH} 2}$ | Clock HIGH Time - Pipelined | 4 |  | 5 |  | 6 |  | 8 |  | ns |
| $\mathrm{t}_{\mathrm{CL2}}$ | Clock LOW Time - Pipelined | 4 |  | 5 |  | 6 |  | 8 |  | ns |
| $\mathrm{t}_{\mathrm{R}}$ | Clock Rise Time |  | 3 |  | 3 |  | 3 |  | 3 | ns |
| $\mathrm{t}_{\mathrm{F}}$ | Clock Fall Time |  | 3 |  | 3 |  | 3 |  | 3 | ns |
| $\mathrm{t}_{\mathrm{SA}}$ | Address Set-Up Time | 3.5 |  | 4 |  | 4 |  | 4 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold Time | 0 |  | 0 |  | 1 |  | 1 |  | ns |
| $\mathrm{t}_{\mathrm{SC}}$ | Chip Enable Setup Time | 3.5 |  | 4 |  | 4 |  | 4 |  | ns |
| $\mathrm{t}_{\mathrm{HC}}$ | Chip Enable Hold Time | 0 |  | 0 |  | 1 |  | 1 |  | ns |
| $\mathrm{t}_{\text {SW }}$ | R/W Set-Up Time | 3.5 |  | 4 |  | 4 |  | 4 |  | ns |
| $\mathrm{t}_{\mathrm{HW}}$ | R/W Hold Time | 0 |  | 0 |  | 1 |  | 1 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Input Data Setup Time | 3.5 |  | 4 |  | 4 |  | 4 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Input Data Hold Time | 0 |  | 0 |  | 1 |  | 1 |  | ns |
| $\mathrm{t}_{\text {SAD }}$ | $\overline{\text { ADS Set-Up Time }}$ | 3.5 |  | 4 |  | 4 |  | 4 |  | ns |
| $\mathrm{t}_{\text {HAD }}$ | $\overline{\text { ADS }}$ Hold Time | 0 |  | 0 |  | 1 |  | 1 |  | ns |
| $\mathrm{t}_{\text {SCN }}$ | $\overline{\text { CNTEN Setup Time }}$ | 3.5 |  | 4.5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{HCN}}$ | $\overline{\text { CNTEN }}$ Hold Time | 0 |  | 0 |  | 1 |  | 1 |  | ns |
| $\mathrm{t}_{\text {SRST }}$ | $\overline{\text { CNTRST S }}$ Setup Time | 3.5 |  | 4 |  | 4 |  | 4 |  | ns |
| $\mathrm{t}_{\text {HRST }}$ | $\overline{\text { CNTRST }}$ Hold Time | 0 |  | 0 |  | 1 |  | 1 |  | ns |
| $\mathrm{t}_{\text {OE }}$ | Output Enable to Data Valid |  | 8 |  | 9 |  | 10 |  | 12 | ns |
| $\mathrm{t}_{\mathrm{OLz}}{ }^{[15,16]}$ | $\overline{\mathrm{OE}}$ to Low Z | 2 |  | 2 |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\mathrm{OHz}}{ }^{[15,16]}$ | $\overline{\mathrm{OE}}$ to High Z | 1 | 7 | 1 | 7 | 1 | 7 | 1 | 7 | ns |
| $\mathrm{t}_{\mathrm{CD1} 1}$ | Clock to Data Valid - Flow Through |  | 15 |  | 18 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\mathrm{CD} 2}$ | Clock to Data Valid - Pipelined |  | 6.5 |  | 7.5 |  | 9 |  | 12 | ns |
| $\mathrm{t}_{\mathrm{DC}}$ | Data Output Hold After Clock HIGH | 2 |  | 2 |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\mathrm{CKZ}}{ }^{[15,16]}$ | Clock HIGH to Output High Z | 2 | 9 | 2 | 9 | 2 | 9 | 2 | 9 | ns |
| $\mathrm{t}_{\mathrm{CKZ}}{ }^{[15,16]}$ | Clock HIGH to Output Low Z | 2 |  | 2 |  | 2 |  | 2 |  | ns |
| Port to Port Delays |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {CWDD }}$ | Write Port Clock HIGH to Read Data Delay |  | 30 |  | 35 |  | 40 |  | 40 | ns |
| $\mathrm{t}_{\mathrm{Ccs}}$ | Clock to Clock Setup Time |  | 9 |  | 10 |  | 15 |  | 15 | ns |

## Notes

15. Test conditions used are Load 2.
16. This parameter is guaranteed by design, but it is not production tested.

CY7C09269VI79V/89V
CY7C09369VI79V/89V

## Switching Waveforms

Figure 5. Read Cycle for Flow Through Output $\left(\overline{\mathrm{FT}} / \mathrm{PIPE}=\mathrm{V}_{\mathrm{IL}}\right)^{[17,18,19,20]}$


Figure 6. Read Cycle for Pipelined Operation ( $\left.\overline{\mathrm{FT}} / \mathrm{PIPE}=\mathrm{V}_{\mathrm{IH}}\right)^{[17,18,19,20]}$


Notes
17. $\overline{\mathrm{OE}}$ is asynchronously controlled; all other inputs are synchronous to the rising clock edge
18. $\overline{\mathrm{ADS}}=\mathrm{V}_{\mathrm{IL}}, \overline{\mathrm{CNTEN}}$ and $\overline{\mathrm{CNTRST}}=\mathrm{V}_{\mathrm{IH}}$.
19. The output is disabled (high impedance state) by $\overline{C E}_{0}=V_{I H}$ or $C E_{1}=V_{I L}$ following the next rising edge of the clock.
20. Addresses do not have to be accessed sequentially since $A D S=V_{I L}$ constantly loads the address on the rising edge of the CLK. Numbers are for reference only.

CY7C09269V/79V/89V
CY7C09369VI79V/89V

Switching Waveforms (continued)
Figure 7. Bank Select Pipelined Read ${ }^{[21,22]}$


Figure 8. Left Port Write to Flow Through Right Port Read ${ }^{[23,24,25,26]}$


## Notes

21. In this depth expansion example, B1 represents Bank \#1 and B2 is Bank \#2; Each Bank consists of one Cypress dual-port device from this datasheet. ADDRESS $_{(B 1)}=\operatorname{ADDRESS}_{(B 2)}$
22. $\mathrm{UB}, \mathrm{LB}, \mathrm{OE}$ and $A D S=V_{\mathrm{LL}} ; C E_{1(B 1)}, C E_{1(\mathrm{~B} 2)}, R / W, C N T E N$, and $C N T R S T=V_{1 H}$
23. The same waveforms apply for a right port write to flow through left port read.
24. $\overline{C E}_{0}, \mathrm{UB}, \mathrm{LB}$, and $\overline{\mathrm{ADS}}=\mathrm{V}_{\mathrm{LL}} ; \mathrm{CE}_{1}, \mathrm{CNTEN}$, and $\mathrm{CNTRST}=\mathrm{V}_{I H}$.
$25 . \overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ for the Right Port, which is being read from. $\overline{\mathrm{OE}}=\mathrm{V}_{\text {IH }}$ for the Left Port, which is being written to
25. It $\mathrm{t}_{\mathrm{CCs}} \leq$ maximum specified, then data from right port READ is not valid until the maximum specified for $\mathrm{t}_{\mathrm{C} w D D}$. If $\mathrm{t}_{\mathrm{CCS}}>$ maximum specified, then data is not valid until $\mathrm{t}_{\mathrm{CCS}}{ }^{+} \mathrm{t}_{\mathrm{CD}} 1 \mathrm{t}_{\mathrm{C} w D D}$ does not apply in this case.

CY7C09269VI79V/89V
CY7C09369VI79V/89V

Switching Waveforms (continued)
Figure 9. Pipelined Read-to-Write-to-Read $\left(\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}\right)^{[20,27,28,29]}$


Figure 10. Pipelined Read-to-Write-to-Read ( $\overline{\mathrm{OE}}$ Controlled) ${ }^{[20,27,28, ~ 29]}$


## Notes

27. Output state (High, LOW, or high impedance) is determined by the previous cycle control signals.
28. $\overline{\mathrm{CE}}_{0}$ and $\overline{\mathrm{ADS}}=\mathrm{V}_{\mathrm{IL}} ; \mathrm{CE}_{1}, \overline{\mathrm{CNTEN}}$, and $\overline{\mathrm{CNTRST}}=\mathrm{V}_{\mathrm{IH}}$.
29. During "No Operation", data in memory at the selected address may be corrupted and must be rewritten to ensure data integrity.

## Switching Waveforms (continued)

Figure 11. Flow Through Read-to-Write-to-Read $\left.\overline{(\overline{O E}}=\mathrm{V}_{\mathrm{IL}}\right)^{[18,20,28,29]}$


Figure 12. Flow Through Read-to-Write-to-Read ( $\overline{\mathrm{OE}}$ Controlled) ${ }^{[18, ~ 20, ~ 27, ~ 28, ~ 29] ~}$


Switching Waveforms (continued)
Figure 13. Pipelined Read with Address Counter Advance ${ }^{[30]}$


Figure 14. Flow Through Read with Address Counter Advance ${ }^{[30]}$


[^2]Switching Waveforms (continued)
Figure 15. Write with Address Counter Advance (Flow Through or Pipelined Outputs) ${ }^{[31,32]}$


[^3]CY7C09269VI79V/89V

Switching Waveforms (continued)
Figure 16. Counter Reset (Pipelined Outputs) ${ }^{[20,27,33,34]}$

34. No dead cycle exists during counter reset. A READ or WRITE cycle may be coincidental with the counter reset.

Read/Write and Enable Operation ${ }^{[35, ~ 36, ~ 37] ~}$

| Inputs |  |  |  |  | Outputs | Operation |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{OE}}$ | CLK | $\overline{C E}_{0}$ | $\mathrm{CE}_{1}$ | R/W | $1 / \mathrm{O}_{0}-1 / \mathrm{O}_{17}$ |  |
| X | - | H | X | X | High-Z | Deselected ${ }^{[38]}$ |
| X | - | X | L | X | High-Z | Deselected ${ }^{[38]}$ |
| X | - | L | H | L | $\mathrm{D}_{\mathrm{IN}}$ | Write |
| L | - | L | H | H | Dout | Read ${ }^{[35]}$ |
| H | X | L | H | X | High-Z | Outputs Disabled |

Address Counter Control Operation ${ }^{[35,39,40,41]}$

| Address | Previous <br> Address | CLK | $\overline{\text { ADS }}$ | $\overline{\text { CNTEN }}$ | $\overline{\text { CNTRST }}$ | I/O | Mode | Operation |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| X | X | - | X | X | L | $\mathrm{D}_{\text {out }(0)}$ | Reset | Counter Reset to Address 0 |
| $\mathrm{A}_{\mathrm{n}}$ | X | - | L | X | H | $\mathrm{D}_{\text {out( } \mathrm{n})}$ | Load | Address Load into Counter |
| X | $\mathrm{A}_{\mathrm{n}}$ | - | H | H | H | $\mathrm{D}_{\text {out( } \mathrm{n})}$ | Hold | External Address Blocked—Counter <br> Disabled |
| X | $\mathrm{A}_{\mathrm{n}}$ | - | H | L | H | $\mathrm{D}_{\text {out }(\mathrm{n}+1)}$ | Increment | Counter Enabled—Internal Address <br> Generation |
| X | $\mathrm{A}_{\mathrm{n}}$ | - | H | L | H | $\mathrm{D}_{\text {out( } n+1)}$ | Increment | Counter Enabled—Internal Address <br> Generation |

## Notes

35. "X" = "Don't Care", "H" = $\mathrm{V}_{\mathrm{IH}}$, "L" = $\mathrm{V}_{\mathrm{IL}}$.
36. $\overline{\mathrm{ADS}}, \overline{\mathrm{CNTEN}}, \overline{\mathrm{CNTRST}}=$ "Don't Care".
37. $\overline{O E}$ is an asynchronous input signal.
38. When $\overline{\mathrm{CE}}$ changes state In the pipelined mode, deselection and read happen in the following clock cycle.
39. $\overline{C E}_{0}$ and $\overline{O E}=V_{I L} ; C E_{1}$ and $R / \bar{W}=V_{I H}$.
40. Data shown for flow through mode; pipelined mode output is delayed by one cycle.
41. Counter operation is independent of $\overline{C E}_{0}$ and $C E_{1}$.

CY7C09269V/79V/89V
CY7C09369V/79V/89V

## Ordering Information

## 16K x16 3.3V Synchronous Dual-Port SRAM

| Speed (ns) | Ordering Code | Package Diagram | Package Type | Operating Range |
| :---: | :---: | :---: | :---: | :---: |
| $6.5{ }^{[1,2]}$ | CY7C09269V-6AC | 51-85048 | 100-Pin Thin Quad Flat Pack | Commercial |
|  | CY7C09269V-6AXC |  | 100-Pin Thin Quad Flat Pack (Pb-Free) |  |
| $7.5^{[2]}$ | CY7C09269V-7AC | 51-85048 | 100-Pin Thin Quad Flat Pack | Commercial |
|  | CY7C09269V-7AXC |  | 100-Pin Thin Quad Flat Pack (Pb-Free) |  |
| 9 | CY7C09269V-9AC | 51-85048 | 100-Pin Thin Quad Flat Pack | Commercial |
|  | CY7C09269V-9AXC |  | 100-Pin Thin Quad Flat Pack (Pb-Free) |  |
|  | CY7C09269V-9AI | 51-85048 | 100-Pin Thin Quad Flat Pack | Industrial |
| 12 | CY7C09269V-12AC | 51-85048 | 100-Pin Thin Quad Flat Pack | Commercial |
|  | CY7C09269V-12AXC |  | 100-Pin Thin Quad Flat Pack (Pb-Free) |  |

## 32K x16 3.3V Synchronous Dual-Port SRAM

| Speed (ns) | Ordering Code | Package Diagram | Package Type | Operating Range |
| :---: | :---: | :---: | :---: | :---: |
| $6.5{ }^{[1,2]}$ | CY7C09279V-6AC | 51-85048 | 100-Pin Thin Quad Flat Pack | Commercial |
|  | CY7C09279V-6AXC |  | 100-Pin Thin Quad Flat Pack (Pb-Free) |  |
| $7.5^{[2]}$ | CY7C09279V-7AC | 51-85048 | 100-Pin Thin Quad Flat Pack | Commercial |
|  | CY7C09279V-7AXC |  | 100-Pin Thin Quad Flat Pack (Pb-Free) |  |
| 9 | CY7C09279V-9AC | 51-85048 | 100-Pin Thin Quad Flat Pack | Commercial |
|  | CY7C09279V-9AI | 51-85048 | 100-Pin Thin Quad Flat Pack | Industrial |
| 12 | CY7C09279V-12AC | 51-85048 | 100-Pin Thin Quad Flat Pack | Commercial |
|  | CY7C09279V-12AXC |  | 100-Pin Thin Quad Flat Pack (Pb-Free) |  |

64K x16 3.3V Synchronous Dual-Port SRAM

| Speed (ns) | Ordering Code | Package Diagram | Package Type | Operating Range |
| :---: | :---: | :---: | :---: | :---: |
| $6.5{ }^{[1,2]}$ | CY7C09289V-6AC | 51-85048 | 100-Pin Thin Quad Flat Pack | Commercial |
|  | CY7C09289V-6AXC |  | 100-Pin Thin Quad Flat Pack (Pb-Free) |  |
| $7.5^{[2]}$ | CY7C09289V-7AC | 51-85048 | 100-Pin Thin Quad Flat Pack | Commercial |
|  | CY7C09289V-7AXC |  | 100-Pin Thin Quad Flat Pack (Pb-Free) |  |
| 9 | CY7C09289V-9AC | 51-85048 | 100-Pin Thin Quad Flat Pack | Commercial |
|  | CY7C09289V-9AXC |  | 100-Pin Thin Quad Flat Pack (Pb-Free) |  |
|  | CY7C09289V-9AI | 51-85048 | 100-Pin Thin Quad Flat Pack | Industrial |
|  | CY7C09289V-9AXI |  | 100-Pin Thin Quad Flat Pack (Pb-Free) |  |
| 12 | CY7C09289V-12AC | 51-85048 | 100-Pin Thin Quad Flat Pack | Commercial |
|  | CY7C09289V-12AXC |  | 100-Pin Thin Quad Flat Pack (Pb-Free) |  |

CY7C09269V/79V/89V CY7C09369V/79V/89V

## Ordering Information (Continued)

## 16K x18 3.3V Synchronous Dual-Port SRAM

| Speed (ns) | Ordering Code | Package Diagram | Package Type | Operating Range |
| :---: | :---: | :---: | :---: | :---: |
| $6.5{ }^{[1,2]}$ | CY7C09369V-6AC | 51-85048 | 100-Pin Thin Quad Flat Pack | Commercial |
|  | CY7C09369V-6AXC |  | 100-Pin Thin Quad Flat Pack (Pb-Free) |  |
| $7.5^{[2]}$ | CY7C09369V-7AC | 51-85048 | 100-Pin Thin Quad Flat Pack | Commercial |
|  | CY7C09369V-7AXC |  | 100-Pin Thin Quad Flat Pack (Pb-Free) |  |
|  | CY7C09369V-7AI | 51-85048 | 100-Pin Thin Quad Flat Pack | Industrial |
| 9 | CY7C09369V-9AC | 51-85048 | 100-Pin Thin Quad Flat Pack | Commercial |
|  | CY7C09369V-9AXC |  | 100-Pin Thin Quad Flat Pack (Pb-Free) |  |
|  | CY7C09369V-9AI | 51-85048 | 100-Pin Thin Quad Flat Pack | Industrial |
| 12 | CY7C09369V-12AC | 51-85048 | 100-Pin Thin Quad Flat Pack | Commercial |
|  | CY7C09369V-12AXC |  | 100-Pin Thin Quad Flat Pack (Pb-Free) |  |

32K x18 3.3V Synchronous Dual-Port SRAM

| Speed (ns) | Ordering Code | Package Diagram | Package Type | Operating Range |
| :---: | :---: | :---: | :---: | :---: |
| $6.5{ }^{[1,2]}$ | CY7C09379V-6AC | 51-85048 | 100-Pin Thin Quad Flat Pack | Commercial |
|  | CY7C09379V-6AXC |  | 100-Pin Thin Quad Flat Pack (Pb-Free) |  |
| $7.5^{[2]}$ | CY7C09379V-7AC | 51-85048 | 100-Pin Thin Quad Flat Pack | Commercial |
| 9 | CY7C09379V-9AC | 51-85048 | 100-Pin Thin Quad Flat Pack | Commercial |
|  | CY7C09379V-9AI | 51-85048 | 100-Pin Thin Quad Flat Pack | Industrial |
| 12 | CY7C09379V-12AC | 51-85048 | 100-Pin Thin Quad Flat Pack | Commercial |
|  | CY7C09379V-12AXC |  | 100-Pin Thin Quad Flat Pack (Pb-Free) |  |
|  | CY7C09379V-12AXCT |  | 100-Pin Thin Quad Flat Pack (Pb-Free) |  |

64K x18 3.3V Synchronous Dual-Port SRAM

| Speed (ns) | Ordering Code | Package <br> Diagram | Package Type |  |
| :--- | :--- | :--- | :--- | :---: | Operating Range

## Package Diagrams

Figure 17. 100-Pin Thin Plastic Quad Flat Pack (TQFP), 51-85048


## Document History Page

Document Title: CY7C09269V/79V/89V CY7C09369V/79V/89V 3.3V 16K/32K/64K x 16/18 Synchronous Dual-Port Static RAM Document Number: 38-06056

| Revision | ECN | Submission <br> Date | Orig. of <br> Change | Description of Change |
| :---: | :---: | :---: | :---: | :--- |
| $* *$ | 110215 | $12 / 18 / 01$ | SZV | Change from Spec number: 38-00668 to 38-06056 |
| ${ }^{*}$ A | 122306 | $12 / 27 / 02$ | RBI | Power up requirements added to Maximum Ratings Information |
| *B | 344354 | See ECN | PCX | Added Pb-Free Part Ordering Information |
| *C | 2678221 | $03 / 25 / 2009$ | VKN/AESA | Added CY7C09379V-12AXCT part. Updated 51-85048 to *C. |

## Sales, Solutions, and Legal Information

## Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.

## Products

PSoC
Clocks \& Buffers
Wireless
Memories
Image Sensors
psoc.cypress.com
clocks.cypress.com wireless.cypress.com memory.cypress.com image.cypress.com

## PSoC Solutions

General
Low Power/Low Voltage
Precision Analog
LCD Drive
CAN 2.0b
USB
psoc.cypress.com/solutions psoc.cypress.com/low-power psoc.cypress.com/precision-analog psoc.cypress.com/lcd-drive psoc.cypress.com/can psoc.cypress.com/usb

[^4]
[^0]:    Note
    11. When writing simultaneously to the same location, the final value cannot be guaranteed.

[^1]:    Notes
    12. The voltage on any input or I/O pin can not exceed the power pin during power up.
    13. $\overline{C E}_{L}$ and $\overline{C E}_{R}$ are internal signals. To select either the left or right port, both $\overline{C E}_{0}$ and $C E_{1}$ must be asserted to their active states ( $\overline{C E}_{0} \leq V_{I L}$ and $\left.C E_{1} \geq V_{I H}\right)$.

[^2]:    Note
    30. $\overline{\mathrm{CE}}_{0}$ and $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}} ; \mathrm{CE}_{1}, \mathrm{R} / \overline{\mathrm{W}}$ and $\overline{\mathrm{CNTRST}}=\mathrm{V}_{\mathrm{IH}}$.

[^3]:    Notes
    31. $\overline{\mathrm{CE}}_{0}, \overline{\mathrm{UB}}, \overline{\mathrm{LB}}$, and $\mathrm{R} / \overline{\mathrm{W}}=\mathrm{V}_{1 \mathrm{~L}} ; \mathrm{CE}_{1}$ and $\overline{\mathrm{CNTRST}}=\mathrm{V}_{\mathrm{IH}}$.
    32. The "Internal Address" is equal to the "External Address" when $A D S=V_{I L}$ and equals the counter output when $A D S=V_{I H}$.

[^4]:    © Cypress Semiconductor Corporation, 2001-2009. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use
    
    
     systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.
    
     and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress
     the express written permission of Cypress.
    
     assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where
     assumes all risk of such use and in doing so indemnifies Cypress against all charges.

    Use may be limited by and subject to the applicable Cypress software license agreement.

