


## Features

- True dual-ported memory cells which allow simultaneous access of the same memory location
- 64 K × 8 organization (CY7C008)
- 128 K × 8 organization (CY7C009)
- 64 K × 9 organization (CY7C018)
- 128 K × 9 organization (CY7C019)
- 0.35-micron CMOS for optimum speed/power
- High-speed access: 15/20/25 ns
- Low operating power
  - Active:  $I_{CC} = 115 \text{ mA}$  (typical)
  - Standby:  $I_{SB3} = 10 \mu\text{A}$  (typical)
- Fully asynchronous operation
- Automatic power-down
- Expandable data bus to 16/18 bits or more using Master/Slave chip select when using more than one device
- On-chip arbitration logic
- Semaphores included to permit software handshaking between ports
- $\overline{\text{INT}}$  flag for port-to-port communication
- Dual chip enables
- Pin select for Master or Slave
- Commercial and industrial temperature ranges
- Available in 100-pin TQFP
- Pb-free packages available

## Logic Block Diagram



### Notes

1.  $I/O_0-I/O_7$  for ×8 devices;  $I/O_0-I/O_8$  for ×9 devices.
2.  $A_0-A_{15}$  for 64 K devices;  $A_0-A_{16}$  for 128 K.
3.  $\overline{\text{BUSY}}$  is an output in master mode and an input in slave mode.

## Functional Description

The CY7C008V/009V and CY7C018V/019V are low-power CMOS 64 K, 128 K × 8/9 dual-port static RAMs. Various arbitration schemes are included on the devices to handle situations when multiple processors access the same piece of data. Two ports are provided permitting independent, asynchronous access for reads and writes to any location in memory. The devices can be utilized as standalone 8/9-bit dual-port static RAMs or multiple devices can be combined in order to function as a 16/18-bit or wider master/slave dual-port static RAM. An M/S pin is provided for implementing 16/18-bit or wider memory applications without the need for separate master and slave devices or additional discrete logic. Application areas include interprocessor/multiprocessor designs, communications status buffering, and dual-port video/graphics memory.

Each port has independent control pins: chip enable ( $\overline{CE}$ ), read or write enable (R/W), and output enable ( $\overline{OE}$ ). Two flags are provided on each port (BUSY and INT). BUSY signals that the port is trying to access the same location currently being accessed by the other port. The interrupt flag (INT) permits communication between ports or systems by means of a mail box. The semaphores are used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphore logic is comprised of eight shared latches. Only one side can control the latch (semaphore) at any time. Control of a semaphore indicates that a shared resource is in use. An automatic power-down feature is controlled independently on each port by a chip select ( $\overline{CE}$ ) pin.


The CY7C008V/009V and CY7C018V/019V are available in 100-pin Thin Quad Plastic Flatpacks (TQFP).

## Contents

<b>Pin Configurations</b> .....	<b>4</b>	<b>Architecture</b> .....	<b>17</b>
<b>Selection Guide</b> .....	<b>5</b>	<b>Functional Description</b> .....	<b>17</b>
<b>Pin Definitions</b> .....	<b>6</b>	Write Operation .....	17
<b>Maximum Ratings</b> .....	<b>6</b>	Read Operation .....	17
<b>Operating Range</b> .....	<b>6</b>	Interrupts .....	17
<b>Electrical Characteristics</b> .....	<b>7</b>	Busy .....	17
<b>Capacitance</b> .....	<b>7</b>	Master/Slave .....	17
<b>AC Test Loads and Waveforms</b> .....	<b>8</b>	Semaphore Operation .....	17
<b>Switching Characteristics</b> .....	<b>8</b>	<b>Ordering Information</b> .....	<b>19</b>
<b>Data Retention Mode</b> .....	<b>10</b>	128 K × 8 3.3 V Asynchronous Dual-Port SRAM .....	19
<b>Timing</b> .....	<b>10</b>	Ordering Code Definitions .....	19
<b>Switching Waveforms</b> .....	<b>11</b>	<b>Package Diagram</b> .....	<b>20</b>
Read Cycle No.1 (Either Port Address Access) .....	11	<b>Acronyms</b> .....	<b>21</b>
Read Cycle No.2 (Either Port $\overline{CE}/\overline{OE}$ Access) .....	11	<b>Document Conventions</b> .....	<b>21</b>
Read Cycle No. 3 (Either Port) .....	11	Units of Measure .....	21
Write Cycle No. 1: $\overline{R}/\overline{W}$ Controlled Timing .....	12	<b>Document History Page</b> .....	<b>22</b>
Write Cycle No. 2: $\overline{CE}$ Controlled Timing .....	12	<b>Sales, Solutions, and Legal Information</b> .....	<b>23</b>
Semaphore Read After Write Timing, Either Side .....	13	Worldwide Sales and Design Support .....	23
Timing Diagram of Semaphore Contention .....	13	Products .....	23
Timing Diagram of Read with $\overline{BUSY}$ ( $\overline{M}/\overline{S}$ =HIGH) .....	14	PSoC Solutions .....	23
Write Timing with Busy Input ( $\overline{M}/\overline{S}$ =LOW) .....	14		
Busy Timing Diagram No. 1 ( $\overline{CE}$ Arbitration) .....	15		
Busy Timing Diagram No. 2 (Address Arbitration) .....	15		

## Pin Configurations


**Figure 1. 100-pin TQFP (Top View)**



**Note**

4. This pin is NC for CY7C008V.

**Figure 2. 100-pin TQFP (Top View)**



### Selection Guide

	<b>CY7C018V/019V -15</b>	<b>CY7C018V/019V -20</b>	<b>CY7C018V/019V -25</b>	<b>Unit</b>
Maximum access time	15	20	25	ns
Typical operating current	125	120	115	mA
Typical standby current for I <sub>SB1</sub> (both ports TTL level)	35	35	30	mA
Typical standby current for I <sub>SB3</sub> (both ports CMOS level)	10	10	10	μA

**Note**

5. This pin is NC for CY7C018V.

## Pin Definitions

Left Port	Right Port	Description
$\overline{CE}_{0L}, CE_{1L}$	$\overline{CE}_R, CE_{1R}$	Chip enable ( $\overline{CE}$ is LOW when $\overline{CE}_0 \leq V_{IL}$ and $CE_1 \geq V_{IH}$ )
$R\overline{W}_L$	$R\overline{W}_R$	Read/Write enable
$\overline{OE}_L$	$\overline{OE}_R$	Output enable
$A_{0L}-A_{16L}$	$A_{0R}-A_{16R}$	Address ( $A_0-A_{15}$ for 64 K devices and $A_0-A_{16}$ for 128 K devices)
$I/O_{0L}-I/O_{8L}$	$I/O_{0R}-I/O_{8R}$	Data bus input/output ( $I/O_0-I/O_7$ for $\times 8$ devices and $I/O_0-I/O_8$ for $\times 9$ )
$SEM_L$	$SEM_R$	Semaphore enable
$INT_L$	$INT_R$	Interrupt flag
$BUSY_L$	$BUSY_R$	Busy flag
$M/\overline{S}$		Master or slave select
$V_{CC}$		Power
GND		Ground
NC		No Connect

### Maximum Ratings<sup>[6]</sup>

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Storage temperature ..... -65 °C to +150 °C

Ambient temperature with power applied ..... -55 °C to +125 °C

Supply voltage to ground potential ..... -0.5 V to +4.6 V

DC voltage applied to outputs in high Z State ..... -0.5 V to  $V_{CC} + 0.5 V$

DC input voltage ..... -0.5 V to  $V_{CC} + 0.5 V$

Output current into outputs (LOW) ..... 20 mA

Static discharge voltage ..... > 1100 V

Latch-up current ..... > 200 mA

### Operating Range

Range	Ambient Temperature	$V_{CC}$
Commercial	0 °C to +70 °C	3.3 V $\pm$ 300 mV
Industrial <sup>[7]</sup>	-40 °C to +85 °C	3.3 V $\pm$ 300 mV

#### Notes

6. The voltage on any input or I/O pin cannot exceed the power pin during power-up.

7. Industrial parts are available in CY7C009V and CY7C019V only.

## Electrical Characteristics

Over the Operating Range

Parameter	Description	CY7C018V/019V									Unit	
		-15			-20			-25				
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max		
V <sub>OH</sub>	Output HIGH voltage (V <sub>CC</sub> = Min, I <sub>OH</sub> = -4.0 mA)	2.4	-	-	2.4	-	-	2.4	-	-	V	
V <sub>OL</sub>	Output LOW voltage (V <sub>CC</sub> = Min, I <sub>OH</sub> = +4.0 mA)	-	-	0.4	-	-	0.4	-	-	0.4	V	
V <sub>IH</sub>	Input HIGH voltage	2.2	-	-	2.2	-	-	2.2	-	-	V	
V <sub>IL</sub>	Input LOW voltage	-	-	0.8	-	-	0.8	-	-	0.8	V	
I <sub>Ix</sub>	Input leakage current	-5	-	5	-5	-	5	-5	-	5	μA	
I <sub>OZ</sub>	Output leakage current	-10	-	10	-10	-	10	-10	-	10	μA	
I <sub>CC</sub>	Operating current (V <sub>CC</sub> = Max, I <sub>OUT</sub> = 0 mA) outputs disabled	Commercial	-	125	185	-	120	175	-	115	165	mA
		Industrial <sup>[8]</sup>	-	-	-	-	140	195	-	-	-	mA
I <sub>SB1</sub>	Standby current (both ports TTL level) CE <sub>L</sub> and CE <sub>R</sub> ≥ V <sub>IH</sub> , f = f <sub>MAX</sub>	Commercial	-	35	50	-	35	45	-	30	40	mA
		Industrial <sup>[8]</sup>	-	-	-	-	45	55	-	-	-	mA
I <sub>SB2</sub>	Standby current (one port TTL level) CE <sub>L</sub>   CE <sub>R</sub> ≥ V <sub>IH</sub> , f = f <sub>MAX</sub>	Commercial	-	80	120	-	75	110	-	65	95	mA
		Industrial <sup>[8]</sup>	-	-	-	-	85	120	-	-	-	mA
I <sub>SB3</sub>	Standby current (both ports CMOS level) CE <sub>L</sub> and CE <sub>R</sub> ≥ V <sub>CC</sub> - 0.2 V, f = 0	Commercial	-	10	250	-	10	250	-	10	250	μA
		Industrial <sup>[8]</sup>	-	-	-	-	10	250	-	-	-	μA
I <sub>SB4</sub>	Standby current (one port CMOS level) CE <sub>L</sub>   CE <sub>R</sub> ≥ V <sub>IH</sub> , f = f <sub>MAX</sub> <sup>[9]</sup>	Commercial	-	75	105	-	70	95	-	60	80	mA
		Industrial <sup>[8]</sup>	-	-	-	-	80	105	-	-	-	mA


## Capacitance<sup>[10]</sup>

Parameter	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	T <sub>A</sub> = 25 °C, f = 1 MHz, V <sub>CC</sub> = 3.3 V	10	pF
C <sub>OUT</sub>	Output capacitance		10	pF


### Notes

8. Industrial parts are available in CY7C009V and CY7C019V only.
9. f<sub>MAX</sub> = 1/t<sub>RC</sub> = All inputs cycling at f = 1/t<sub>RC</sub> (except output enable). f = 0 means no address or control lines change. This applies only to inputs at CMOS level standby I<sub>SB3</sub>.
10. Tested initially and after any design or process changes that may affect these parameters.


### AC Test Loads and Waveforms



(a) Normal Load (Load 1)




(b) Thévenin Equivalent (Load 1)



(c) Three-State Delay (Load 2)  
(Used for  $t_{LZ}$ ,  $t_{HZ}$ ,  $t_{HZWE}$ , &  $t_{LZWE}$  including scope and jig)

ALL INPUT PULSES



### Switching Characteristics

Over the Operating Range<sup>[11]</sup>

Parameter	Description	CY7C018V/019V						Unit
		-15		-20		-25		
		Min	Max	Min	Max	Min	Max	
<b>READ CYCLE</b>								
$t_{RC}$	Read cycle time	15	–	20	–	25	–	ns
$t_{AA}$	Address to data valid	–	15	–	20	–	25	ns
$t_{OHA}$	Output hold from address change	3	–	3	–	3	–	ns
$t_{ACE}^{[12]}$	$\overline{CE}$ LOW to data valid	–	15	–	20	–	25	ns
$t_{DOE}$	$\overline{OE}$ LOW to data valid	–	10	–	12	–	13	ns
$t_{LZOE}^{[13, 14, 15]}$	$\overline{OE}$ LOW to low Z	3	–	3	–	3	–	ns
$t_{HZOE}^{[13, 14, 15]}$	$\overline{OE}$ HIGH to high Z	–	10	–	12	–	15	ns
$t_{LZCE}^{[13, 14, 15]}$	$\overline{CE}$ LOW to low Z	3	–	3	–	3	–	ns
$t_{HZCE}^{[13, 14, 15]}$	$\overline{CE}$ HIGH to high Z	–	10	–	12	–	15	ns
$t_{PU}^{[15]}$	$\overline{CE}$ LOW to power-up	0	–	0	–	0	–	ns
$t_{PD}^{[15]}$	$\overline{CE}$ HIGH to power-down	–	15	–	20	–	25	ns
$t_{ABE}^{[12]}$	Byte enable access time	–	15	–	20	–	25	ns

#### Notes

- Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V, and output loading of the specified  $I_{OL}/I_{OH}$  and 30 pF load capacitance.
- To access RAM,  $\overline{CE} = L$ ,  $\overline{UB} = L$ ,  $\overline{SEM} = H$ . To access semaphore,  $\overline{CE} = H$  and  $\overline{SEM} = L$ . Either condition must be valid for the entire  $t_{SCE}$  time.
- At any given temperature and voltage condition for any given device,  $t_{HZCE}$  is less than  $t_{LZCE}$  and  $t_{HZOE}$  is less than  $t_{LZOE}$ .
- Test conditions used are Load 2.
- This parameter is guaranteed by design, but it is not production tested. For information on port-to-port delay through RAM cells from writing port to reading port, refer to Read Timing with Busy waveform.



## Switching Characteristics

Over the Operating Range<sup>[11]</sup> (continued)

Parameter	Description	CY7C018V/019V						Unit
		-15		-20		-25		
		Min	Max	Min	Max	Min	Max	
<b>WRITE CYCLE</b>								
t <sub>WC</sub>	Write cycle time	15	–	20	–	25	–	ns
t <sub>SCE</sub> <sup>[16]</sup>	$\overline{CE}$ LOW to write end	12	–	16	–	20	–	ns
t <sub>AW</sub>	Address valid to write end	12	–	16	–	20	–	ns
t <sub>HA</sub>	Address hold from write end	0	–	0	–	0	–	ns
t <sub>SA</sub> <sup>[16]</sup>	Address set-up to write start	0	–	0	–	0	–	ns
t <sub>PWE</sub>	Write pulse width	12	–	17	–	22	–	ns
t <sub>SD</sub>	Data set-up to write end	10	–	12	–	15	–	ns
t <sub>HD</sub>	Data hold from write end	0	–	0	–	0	–	ns
t <sub>HZWE</sub> <sup>[17, 18]</sup>	$\overline{R/W}$ LOW to high Z	–	10	–	12	–	15	ns
t <sub>LZWE</sub> <sup>[17, 18]</sup>	$\overline{R/W}$ HIGH to low Z	3	–	3	–	3	–	ns
t <sub>WDD</sub> <sup>[19]</sup>	Write pulse to data delay	–	30	–	40	–	50	ns
t <sub>DDD</sub> <sup>[19]</sup>	Write data valid to read data valid	–	25	–	30	–	35	ns
<b>BUSY TIMING</b> <sup>[20]</sup>								
t <sub>BLA</sub>	$\overline{BUSY}$ LOW from address match	–	15	–	20	–	20	ns
t <sub>BHA</sub>	$\overline{BUSY}$ HIGH from address mismatch	–	15	–	20	–	20	ns
t <sub>BLC</sub>	$\overline{BUSY}$ LOW from $\overline{CE}$ LOW	–	15	–	20	–	20	ns
t <sub>BHC</sub>	$\overline{BUSY}$ HIGH from $\overline{CE}$ HIGH	–	15	–	16	–	17	ns
t <sub>PS</sub>	Port set-up for priority	5	–	5	–	5	–	ns
t <sub>WB</sub>	$\overline{R/W}$ HIGH after $\overline{BUSY}$ (Slave)	0	–	0	–	0	–	ns
t <sub>WH</sub>	$\overline{R/W}$ HIGH after $\overline{BUSY}$ HIGH (Slave)	13	–	15	–	17	–	ns
t <sub>BDD</sub> <sup>[21]</sup>	$\overline{BUSY}$ HIGH to data valid	–	15	–	20	–	25	ns
<b>INTERRUPT TIMING</b> <sup>[20]</sup>								
t <sub>INS</sub>	$\overline{INT}$ set time	–	15	–	20	–	20	ns
t <sub>INR</sub>	$\overline{INT}$ reset time	–	15	–	20	–	20	ns
<b>SEMAPHORE TIMING</b>								
t <sub>SOP</sub>	SEM flag update pulse ( $\overline{OE}$ or $\overline{SEM}$ )	10	–	10	–	12	–	ns
t <sub>SWRD</sub>	SEM flag write to read time	5	–	5	–	5	–	ns
t <sub>SPS</sub>	SEM flag contention window	5	–	5	–	5	–	ns
t <sub>SAA</sub>	SEM address access time	–	15	–	20	–	25	ns

### Notes

16. To access RAM,  $\overline{CE} = L$ ,  $\overline{UB} = L$ ,  $\overline{SEM} = H$ . To access semaphore,  $\overline{CE} = H$  and  $\overline{SEM} = L$ . Either condition must be valid for the entire t<sub>SCE</sub> time.

17. Test conditions used are Load 2.

18. This parameter is guaranteed by design, but it is not production tested. For information on port-to-port delay through RAM cells from writing port to reading port, refer to Read Timing with Busy waveform.

19. For information on port-to-port delay through RAM cells from writing port to reading port, refer to Read Timing with Busy waveform.

20. Test conditions used are Load 1.


21. t<sub>BDD</sub> is a calculated parameter and is the greater of t<sub>WDD</sub>–t<sub>PWE</sub> (actual) or t<sub>DDD</sub>–t<sub>SD</sub> (actual).

### Data Retention Mode

The CY7C008V/009V and CY7C018V/019V are designed with battery backup in mind. Data retention voltage and supply current are guaranteed over temperature. The following rules ensure data retention:

1. Chip enable ( $\overline{CE}$ ) must be held HIGH during data retention, within  $V_{CC}$  to  $V_{CC} - 0.2$  V.
2.  $\overline{CE}$  must be kept between  $V_{CC} - 0.2$  V and 70% of  $V_{CC}$  during the power-up and power-down transitions.
3. The RAM can begin operation  $> t_{RC}$  after  $V_{CC}$  reaches the minimum operating voltage (3.0 V).

### Timing




Parameter	Test Conditions <sup>[22]</sup>	Max	Unit
$I_{CCDR1}$	@ $V_{CCDR} = 2$ V	50	$\mu$ A


**Note**  
 22.  $\overline{CE} = V_{CC}$ ,  $V_{in} = \text{GND to } V_{CC}$ ,  $T_A = 25$  °C. This parameter is guaranteed but not tested.

## Switching Waveforms


### Read Cycle No.1 (Either Port Address Access)<sup>[23, 24, 25]</sup>



### Read Cycle No.2 (Either Port $\overline{CE}/\overline{OE}$ Access)<sup>[23, 26, 27]</sup>



### Read Cycle No. 3 (Either Port)<sup>[23, 25, 26, 27]</sup>




#### Notes


23. R/W is HIGH for read cycles.
24. Device is continuously selected  $\overline{CE} = V_{IL}$ . This waveform cannot be used for semaphore reads.
25.  $\overline{OE} = V_{IL}$ .
26. Address valid prior to or coincident with  $\overline{CE}$  transition LOW.
27. To access RAM,  $\overline{CE} = V_{IL}$ ,  $\overline{SEM} = V_{IH}$ . To access semaphore,  $\overline{CE} = V_{IH}$ ,  $\overline{SEM} = V_{IL}$ .

## Switching Waveforms (continued)

### Write Cycle No. 1: R/W Controlled Timing<sup>[28, 29, 30, 31]</sup>



### Write Cycle No. 2: CE Controlled Timing<sup>[28, 29, 30, 35]</sup>



#### Notes

28. R/W must be HIGH during all address transitions.

29. A write occurs during the overlap ( $t_{SCE}$  or  $t_{PWE}$ ) of a LOW CE or SEM.

30.  $t_{HA}$  is measured from the earlier of CE or R/W or (SEM or R/W) going HIGH at the end of write cycle.

31. If OE is LOW during a R/W controlled write cycle, the write pulse width must be the larger of  $t_{PWE}$  or ( $t_{HZWE} + t_{SD}$ ) to allow the I/O drivers to turn off and data to be placed on the bus for the required  $t_{SD}$ . If OE is HIGH during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified  $t_{PWE}$ .

32. To access RAM, CE =  $V_{IL}$ , SEM =  $V_{IH}$ .


33. Transition is measured  $\pm 500$  mV from steady state with a 5 pF load (including scope and jig). This parameter is sampled and not 100% tested.

34. During this period, the I/O pins are in the output state, and input signals must not be applied.


35. If the CE or SEM LOW transition occurs simultaneously with or after the R/W LOW transition, the outputs remain in the high-impedance state.

Switching Waveforms (continued)

Semaphore Read After Write Timing, Either Side<sup>[36]</sup>



Timing Diagram of Semaphore Contention<sup>[37, 38, 39]</sup>




Notes


- 36.  $\overline{CE}$  = HIGH for the duration of the above timing (both write and read cycle).
- 37.  $I/O_{0R} = I/O_{0L} = \text{LOW}$  (request semaphore);  $\overline{CE}_R = \overline{CE}_L = \text{HIGH}$ .
- 38. Semaphores are reset (available to both ports) at cycle start.
- 39. If  $t_{SPS}$  is violated, the semaphore will definitely be obtained by one side or the other, but which side will get the semaphore is unpredictable.

Switching Waveforms (continued)

Timing Diagram of Read with  $\overline{\text{BUSY}}$  ( $\overline{\text{M/S}}=\text{HIGH}$ )<sup>[40]</sup>



Write Timing with Busy Input ( $\overline{\text{M/S}}=\text{LOW}$ )




Note  
40.  $\overline{\text{CE}}_L = \overline{\text{CE}}_R = \text{LOW}$ .


**Switching Waveforms** (continued)

**Busy Timing Diagram No. 1 (CE Arbitration)<sup>[41]</sup>**

$\overline{CE}_L$  Valid First:




$\overline{CE}_R$  Valid First:




**Busy Timing Diagram No. 2 (Address Arbitration)<sup>[41]</sup>**

Left Address Valid First:



Right Address Valid First:




**Note**

41. If  $t_{PS}$  is violated, the busy signal will be asserted on one side or the other, but there is no guarantee to which side  $\overline{BUSY}$  will be asserted.


## Switching Waveforms (continued)

### Interrupt Timing Diagrams


Left Side Sets  $\overline{INT}_R$ :




Right Side Clears  $\overline{INT}_R$ :



Right Side Sets  $\overline{INT}_L$ :



Right Side Clears  $\overline{INT}_L$ :



#### Notes

42.  $t_{HA}$  depends on which enable pin ( $\overline{CE}_L$  or  $\overline{R/W}_L$ ) is deasserted first.
43.  $t_{INS}$  or  $t_{INR}$  depends on which enable pin ( $\overline{CE}_L$  or  $\overline{R/W}_L$ ) is asserted last.



## Architecture

The CY7C008V/009V and CY7C018V/019V consist of an array of 64 K and 128 K words of 8 and 9 bits each of dual-port RAM cells, I/O and address lines, and control signals ( $\overline{CE}$ ,  $\overline{OE}$ , R/W). These control pins permit independent access for reads or writes to any location in memory. To handle simultaneous writes/reads to the same location, a  $\overline{BUSY}$  pin is provided on each port. Two interrupt (INT) pins can be utilized for port-to-port communication. Two semaphore (SEM) control pins are used for allocating shared resources. With the M/S pin, the devices can function as a master ( $\overline{BUSY}$  pins are outputs) or as a slave ( $\overline{BUSY}$  pins are inputs). The devices also have an automatic power-down feature controlled by  $\overline{CE}$ . Each port is provided with its own output enable control ( $\overline{OE}$ ), which allows data to be read from the device.

## Functional Description

### Write Operation

Data must be set up for a duration of  $t_{SD}$  before the rising edge of R/W in order to guarantee a valid write. A write operation is controlled by either the R/W pin (see Write Cycle No. 1 waveform) or the  $\overline{CE}$  pin (see Write Cycle No. 2 waveform). Required inputs for non-contention operations are summarized in [Table 1 on page 18](#).

If a location is being written to by one port and the opposite port attempts to read that location, a port-to-port flowthrough delay must occur before the data is read on the output; otherwise the data read is not deterministic. Data will be valid on the port  $t_{DD}$  after the data is presented on the other port.

### Read Operation

When reading the device, the user must assert both the  $\overline{OE}$  and  $\overline{CE}$  pins. Data will be available  $t_{ACE}$  after  $\overline{CE}$  or  $t_{DOE}$  after  $\overline{OE}$  is asserted. If the user wishes to access a semaphore flag, then the  $\overline{SEM}$  pin must be asserted instead of the  $\overline{CE}$  pin, and  $\overline{OE}$  must also be asserted.

### Interrupts

The upper two memory locations may be used for message passing. The highest memory location (FFFF for the CY7C008/18, 1FFFF for the CY7C009/19) is the mailbox for the right port and the second-highest memory location (FFFE for the CY7C008/18, 1FFFE for the CY7C009/19) is the mailbox for the left port. When one port writes to the other port's mailbox, an interrupt is generated to the owner. The interrupt is reset when the owner reads the contents of the mailbox. The message is user defined.

Each port can read the other port's mailbox without resetting the interrupt. The active state of the busy signal (to a port) prevents the port from setting the interrupt to the winning port. Also, an active busy to a port prevents that port from reading its own mailbox and, thus, resetting the interrupt to it.

If an application does not require message passing, do not connect the interrupt pin to the processor's interrupt request input pin.

The operation of the interrupts and their interaction with Busy are summarized in [Table 2 on page 18](#).

### Busy

The CY7C008V/009V and CY7C018V/019V provide on-chip arbitration to resolve simultaneous memory location access (contention). If both ports'  $\overline{CE}$ s are asserted and an address match occurs within  $t_{PS}$  of each other, the busy logic will determine which port has access. If  $t_{PS}$  is violated, one port will definitely gain permission to the location, but it is not predictable which port will get that permission.  $\overline{BUSY}$  will be asserted  $t_{BLA}$  after an address match or  $t_{BLC}$  after  $\overline{CE}$  is taken LOW.

### Master/Slave

A M/S pin is provided in order to expand the word width by configuring the device as either a master or a slave. The  $\overline{BUSY}$  output of the master is connected to the  $\overline{BUSY}$  input of the slave. This will allow the device to interface to a master device with no external components. Writing to slave devices must be delayed until after the  $\overline{BUSY}$  input has settled ( $t_{BLC}$  or  $t_{BLA}$ ), otherwise, the slave chip may begin a write cycle during a contention situation. When tied HIGH, the M/S pin allows the device to be used as a master and, therefore, the  $\overline{BUSY}$  line is an output.  $\overline{BUSY}$  can then be used to send the arbitration outcome to a slave.

### Semaphore Operation

The CY7C008V/009V and CY7C018V/019V provide eight semaphore latches, which are separate from the dual-port memory locations. Semaphores are used to reserve resources that are shared between the two ports. The state of the semaphore indicates that a resource is in use. For example, if the left port wants to request a given resource, it sets a latch by writing a zero to a semaphore location. The left port then verifies its success in setting the latch by reading it. After writing to the semaphore,  $\overline{SEM}$  or  $\overline{OE}$  must be deasserted for  $t_{SOP}$  before attempting to read the semaphore. The semaphore value will be available  $t_{SWRD} + t_{DOE}$  after the rising edge of the semaphore write. If the left port was successful (reads a zero), it assumes control of the shared resource, otherwise (reads a one) it assumes the right port has control and continues to poll the semaphore. When the right side has relinquished control of the semaphore (by writing a one), the left side will succeed in gaining control of the semaphore. If the left side no longer requires the semaphore, a one is written to cancel its request.


Semaphores are accessed by asserting  $\overline{SEM}$  LOW. The  $\overline{SEM}$  pin functions as a chip select for the semaphore latches ( $\overline{CE}$  must remain HIGH during  $\overline{SEM}$  LOW).  $A_{0-2}$  represents the semaphore address.  $\overline{OE}$  and R/W are used in the same manner as a normal memory access. When writing or reading a semaphore, the other address pins have no effect.

When writing to the semaphore, only I/O<sub>0</sub> is used. If a zero is written to the left port of an available semaphore, a one will appear at the same semaphore address on the right port. That semaphore can now only be modified by the side showing zero (the left port in this case). If the left port now relinquishes control by writing a one to the semaphore, the semaphore will be set to one for both sides. However, if the right port had requested the semaphore (written a zero) while the left port had control, the right port would immediately own the semaphore as soon as the left port released it. [Table 3 on page 18](#) shows sample semaphore operations.

When reading a semaphore, all data lines output the semaphore value. The read value is latched in an output register to prevent the semaphore from changing state during a write from the other port. If both ports attempt to access the semaphore within  $t_{SPS}$

of each other, the semaphore will definitely be obtained by one side or the other, but there is no guarantee which side will control the semaphore.

**Table 1. Non-Contending Read/Write**

Inputs				Outputs	Operation
CE	R/W	OE	SEM	I/O <sub>0</sub> -I/O <sub>8</sub>	
H	X	X	H	High Z	Deselected: Power-down
H	H	L	L	Data out	Read data in semaphore flag
X	X	H	X	High Z	I/O lines disabled
H		X	L	Data in	Write into semaphore flag
L	H	L	H	Data out	Read
L	L	X	H	Data in	Write
L	X	X	L		Not allowed

**Table 2. Interrupt Operation Example (assumes  $\overline{BUSY}_L = \overline{BUSY}_R = \text{HIGH}$ )<sup>[44]</sup>**

Function	Left Port					Right Port				
	R/W <sub>L</sub>	CE <sub>L</sub>	OE <sub>L</sub>	A <sub>0L-16L</sub>	INT <sub>L</sub>	R/W <sub>R</sub>	CE <sub>R</sub>	OE <sub>R</sub>	A <sub>0R-16R</sub>	INT <sub>R</sub>
Set Right $\overline{INT}_R$ Flag	L	L	X	FFFF (or 1FFFF)	X	X	X	X	X	L <sup>[46]</sup>
Reset Right $\overline{INT}_R$ Flag	X	X	X	X	X	X	L	L	FFFF (or 1FFFF)	H <sup>[45]</sup>
Set Left $\overline{INT}_L$ Flag	X	X	X	X	L <sup>[45]</sup>	L	L	X	FFFE (or 1FFFE)	X
Reset Left $\overline{INT}_L$ Flag	X	L	L	FFFE (or 1FFFE)	H <sup>[46]</sup>	X	X	X	X	X

**Table 3. Semaphore Operation Example**

Function	I/O <sub>0</sub> -I/O <sub>8</sub> Left	I/O <sub>0</sub> -I/O <sub>8</sub> Right	Status
No action	1	1	Semaphore free
Left port writes 0 to semaphore	0	1	Left port has semaphore token
Right port writes 0 to semaphore	0	1	No change. Right side has no write access to semaphore
Left port writes 1 to semaphore	1	0	Right port obtains semaphore token
Left port writes 0 to semaphore	1	0	No change. Left port has no write access to semaphore
Right port writes 1 to semaphore	0	1	Left port obtains semaphore token
Left port writes 1 to semaphore	1	1	Semaphore free
Right port writes 0 to semaphore	1	0	Right port has semaphore token
Right port writes 1 to semaphore	1	1	Semaphore free
Left port writes 0 to semaphore	0	1	Left port has semaphore token
Left port writes 1 to semaphore	1	1	Semaphore free

**Notes**

- 44. A<sub>0L-16L</sub> and A<sub>0R-16R</sub>: 1FFFF/1FFFE for the CY7C009V/19V.
- 45. If  $\overline{BUSY}_R = L$ , then no change.
- 46. If  $\overline{BUSY}_L = L$ , then no change.


## Ordering Information

### 128 K × 8 3.3 V Asynchronous Dual-Port SRAM

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
15	CY7C009V-15AXC	A100	100-pin Pb-free Thin Quad Flat Pack	Commercial
20	CY7C009V-20AXI	A100	100-pin Pb-free Thin Quad Flat Pack	Industrial
25	CY7C009V-25AXC	A100	100-pin Pb-free Thin Quad Flat Pack	Commercial


### Ordering Code Definitions

CY 7 C 00 9 V - XX A X X



**Package Diagram**

**Figure 3. 100-pin Thin Plastic Quad Flat Pack (TQFP) A100**



## Acronyms

Acronym	Description
CMOS	complementary metal oxide semiconductor
CE	chip enable
I/O	input/output
OE	output enable
SRAM	static random access memory
TQFP	thin quad flat pack
TTL	Transistor–transistor logic
WE	write enable

## Document Conventions

### Units of Measure

Symbol	Unit of Measure
ns	nano seconds
V	Volts
μA	micro Amperes
mA	milli Amperes
ms	milli seconds
mV	milli Volts
MHz	Mega Hertz
pF	pico Farad
W	Watts
°C	degree Celcius

## Document History Page

Document Title: CY7C008V/009V, CY7C018V/019V 3.3 V 64 K/128 K × 8/9 Dual-Port Static RAM				
Document Number: 38-06044				
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	110192	09/29/01	SZV	Change from Spec number: 38-00669 to 38-06044
*A	113541	04/15/02	OOR	Change pin 85 from BUSYL to BUSYR (pg. 3)
*B	122294	12/27/02	RBI	Power up requirements added to Maximum Ratings Information
*C	393440	See ECN	YIM	Added Pb-Free Logo Added Pb-Free parts to ordering information: CY7C008V-25AXC, CY7C009V-15AXC, CY7C009V-20AXI, CY7C009V-25AXC, CY7C019V-15AXC, CY7C019V-20AXC, CY7C019V-20AXI, CY7C019V-25AXC
*D	2896038	03/19/10	RAME	Removed inactive parts from ordering information table Updated package diagram
*E	3081242	11/09/2010	ADMU	Added <a href="#">Ordering Code Definitions</a> . Added <a href="#">Acronyms</a> and <a href="#">Units of Measure</a> . Minor edits and updated in new template.

## Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

### Products

Automotive	<a href="http://cypress.com/go/automotive">cypress.com/go/automotive</a>
Clocks & Buffers	<a href="http://cypress.com/go/clocks">cypress.com/go/clocks</a>
Interface	<a href="http://cypress.com/go/interface">cypress.com/go/interface</a>
Lighting & Power Control	<a href="http://cypress.com/go/powerpsoc">cypress.com/go/powerpsoc</a> <a href="http://cypress.com/go/plc">cypress.com/go/plc</a>
Memory	<a href="http://cypress.com/go/memory">cypress.com/go/memory</a>
Optical & Image Sensing	<a href="http://cypress.com/go/image">cypress.com/go/image</a>
PSoC	<a href="http://cypress.com/go/psoc">cypress.com/go/psoc</a>
Touch Sensing	<a href="http://cypress.com/go/touch">cypress.com/go/touch</a>
USB Controllers	<a href="http://cypress.com/go/USB">cypress.com/go/USB</a>
Wireless/RF	<a href="http://cypress.com/go/wireless">cypress.com/go/wireless</a>

### PSoC Solutions

[psoc.cypress.com/solutions](http://psoc.cypress.com/solutions)  
PSoC 1 | PSoC 3 | PSoC 5

---

© Cypress Semiconductor Corporation, 2001-2010. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.