

18-Mbit (512K x 36/1M x 18) Pipelined SRAM

Features

- Supports bus operation up to 250 MHz
- Available speed grades are 250, 200, and 167 MHz
- Registered inputs and outputs for pipelined operation
- 3.3V core power supply
- 2.5V or 3.3V I/O power supply
- Fast clock-to-output times □ 2.6 ns (for 250 MHz device)
- Provides high performance 3-1-1-1 access rate
- User selectable burst counter supporting Intel Pentium[®] interleaved or linear burst sequences
- Separate processor and controller address strobes
- Synchronous self-timed write
- Asynchronous output enable
- Single cycle chip deselect
- CY7C1380D/CY7C1382D is available in JEDEC-standard Pb-free 100-pin TQFP, Pb-free and non Pb-free 165-ball FBGA package; CY7C1380F/CY7C1382F is available in JEDEC-standard Pb-free 100-pin TQFP, Pb-free and non Pb-free 119-ball BGA and 165-ball FBGA package
- IEEE 1149.1 JTAG-Compatible Boundary Scan
- ZZ sleep mode option

Functional Description

CY7C1380D/CY7C1382D/CY7C1380F/CY7C1382F^[1] SRAM integrates 524,288 x 36 and 1,048,576 x 18 SRAM cells with advanced synchronous peripheral circuitry and a two-bit counter for internal burst operation. All synchronous inputs are gated by registers controlled by a positive edge triggered clock input (CLK). The synchronous inputs include all addresses, all inputs. address-pipelining chip enable depth-expansion chip enables (CE2 and CE3 [2]), burst control inputs (ADSC, ADSP, and ADV), write enables (BW_X, and BWE), and global write (GW). Asynchronous inputs include the output enable (\overline{OE}) and the ZZ pin.

Addresses and chip enables are registered at rising edge of clock when address strobe processor (ADSP) or address strobe controller (ADSC) are active. Subsequent burst addresses can be internally generated as they are controlled by the advance pin (ADV).

Address, data inputs, and write controls are registered on-chip to initiate a self-timed write cycle. This part supports byte write operations (see Table 1 on page 6 and "Truth Table" on page 10 for further details). Write cycles can be one to two or four bytes wide as controlled by the byte write control inputs. GW when active LOW causes all bytes to be written.

CY7C1380D/CY7C1382D/CY7C1380F/CY7C1382F operates from a +3.3V core power supply while all outputs operate with a +2.5 or +3.3V power supply. All inputs and outputs are JEDEC-standard and JESD8-5-compatible.

Selection Guide


Description	250 MHz	200 MHz	167 MHz	Unit
Maximum Access Time	2.6	3.0	3.4	ns
Maximum Operating Current	350	300	275	mA
Maximum CMOS Standby Current	70	70	70	mA

Notes


For best practices or recommendations, please refer to the Cypress application note AN1064, SRAM System Design Guidelines on www.cypress.com.
 CE₃, CE₂ are for TQFP and 165 FBGA packages only. 119 BGA is offered only in 1 chip enable.



Logic Block Diagram - CY7C1380D/CY7C1380F [3] (512K x 36)



Logic Block Diagram - CY7C1382D/CY7C1382F [3] (1M x 18)



Note

3. CY7C1380F and CY7C1382F in 119-ball BGA package have only 1 chip enable (CE₁).



Pin Configurations

100-Pin TQFP Pinout (3-Chip Enable)

Figure 1. CY7C1380D, CY7C1380F(512K X 36)





Figure 2. CY7C1382D, CY7C1382F (1M X 18)





119-Ball BGA Pinout

Figure 3. CY7C1380F (512K X 36)

	1	2	3	4	5	6	7
Α	V_{DDQ}	Α	Α	ADSP	Α	Α	V_{DDQ}
В	NC/288M	Α	Α	ADSC	Α	Α	NC/576M
С	NC/144M	Α	Α	V_{DD}	Α	Α	NC/1G
D	DQ_C	DQP _C	V_{SS}	NC	V_{SS}	DQPB	DQ_B
Е	DQ_C	DQ_C	V_{SS}	CE ₁	V_{SS}	DQ_B	DQ_B
F	V_{DDQ}	DQ_C	V_{SS}	ŌĒ	V_{SS}	DQ_B	V_{DDQ}
G	DQ_C	DQ_C	\overline{BW}_C	ADV	\overline{BW}_B	DQ_B	DQ_B
Н	DQ_C	DQ_C	V_{SS}	GW	V_{SS}	DQ_B	DQ_B
J	V_{DDQ}	V_{DD}	NC	V_{DD}	NC	V_{DD}	V_{DDQ}
K	DQ_D	DQ_D	V_{SS}	CLK	V_{SS}	DQ_A	DQ_A
L	DQ_D	DQ_D	\overline{BW}_D	NC	\overline{BW}_A	DQ_A	DQ_A
M	V_{DDQ}	DQ_D	V_{SS}	BWE	V_{SS}	DQ_A	V_{DDQ}
N	DQ_D	DQ_D	V_{SS}	A1	V_{SS}	DQ_A	DQ_A
Р	DQ_D	DQP_D	V_{SS}	A0	V_{SS}	DQP_A	DQ_A
R	NC	Α	MODE	V_{DD}	NC	Α	NC
Т	NC	NC/72M	Α	Α	Α	NC/36M	ZZ
U	V_{DDQ}	TMS	TDI	TCK	TDO	NC	V_{DDQ}

Figure 4. CY7C1382F (1M X 18)

	1	2	3	4	5	6	7
Α	V_{DDQ}	Α	Α	ADSP	Α	Α	V_{DDQ}
В	NC/288M	Α	Α	ADSC	Α	Α	NC/576M
С	NC/144M	Α	Α	V_{DD}	Α	Α	NC/1G
D	DQ _B	NC	V_{SS}	NC	V_{SS}	DQP _A	NC
E	NC	DQ_B	V_{SS}	Œ ₁	V_{SS}	NC	DQ_A
F	V_{DDQ}	NC	V_{SS}	ŌE	V_{SS}	DQ_A	V_{DDQ}
G	NC	DQ _B	\overline{BW}_B	ADV	NC	NC	DQ_A
Н	DQ _B	NC	V_{SS}	GW	V_{SS}	DQ_A	NC
J	V_{DDQ}	V_{DD}	NC	V_{DD}	NC	V_{DD}	V_{DDQ}
K	NC	DQ_B	V_{SS}	CLK	V_{SS}	NC	DQ_A
L	DQ _B	NC	NC	NC	\overline{BW}_A	DQ _A	NC
М	V_{DDQ}	DQ_B	V_{SS}	BWE	V_{SS}	NC	V_{DDQ}
N	DQ _B	NC	V_{SS}	A1	V_{SS}	DQ_A	NC
Р	NC	DQPB	V_{SS}	A0	V_{SS}	NC	DQ _A
R	NC	Α	MODE	V_{DD}	NC	Α	NC
Т	NC/72M	Α	Α	NC/36M	Α	Α	ZZ
U	V_{DDQ}	TMS	TDI	TCK	TDO	NC	V_{DDQ}



165-Ball FBGA Pinout (3-Chip Enable)

Figure 5. CY7C1380D/CY7C1380F (512K x 36)

	1	2	3	4	5	6	7	8	9	10	11
Α	NC/288M	Α	CE ₁	BW _C	BW _B	CE ₃	BWE	ADSC	ADV	Α	NC
В	NC/144M	Α	CE2	\overline{BW}_D	\overline{BW}_A	CLK	GW	ŌE	ADSP	Α	NC/576M
С	DQP _C	NC	V_{DDQ}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{DDQ}	NC/1G	DQPB
D	DQ_C	DQ _C	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_B	DQ_B
E	DQ_C	DQ_C	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V _{SS}	V_{DD}	V_{DDQ}	DQ_B	DQ_B
F	DQ_C	DQ_C	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_B	DQ_B
G	DQ_C	DQ_C	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_B	DQ_B
Н	NC	NC	NC	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	NC	NC	ZZ
J	DQ_D	DQ_D	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_A	DQ_A
K	DQ_D	DQ_D	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_A	DQ_A
L	DQ_D	DQ_D	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_A	DQ_A
M	DQ_D	DQ_D	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_A	DQ_A
N	DQP _D	NC	V_{DDQ}	V_{SS}	NC	Α	NC	V_{SS}	V_{DDQ}	NC	DQP _A
Р	NC	NC/72M	Α	Α	TDI	A1	TDO	Α	Α	Α	Α
R	MODE	NC/36M	Α	Α	TMS	A0	TCK	Α	Α	Α	Α

Figure 6. CY7C1382D/CY7C1382F (1M x 18)

	1	2	3	4	5	6	7	8	9	10	11
Α	NC/288M	Α	Œ ₁	BW _B	NC	CE ₃	BWE	ADSC	ADV	Α	Α
В	NC/144M	Α	CE2	NC	\overline{BW}_A	CLK	GW	OE	ADSP	1 A	NC/576M
С	NC	NC	V_{DDQ}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{DDQ}	NC/1G	DQP_A
D	NC	DQ _B	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V _{SS}	V_{DD}	V_{DDQ}	NC	DQ_A
E	NC	DQ _B	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V _{SS}	V_{DD}	V_{DDQ}	NC	DQ_A
F	NC	DQ _B	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	NC	DQ_A
G	NC	DQ _B	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	NC	DQ_A
Н	NC	NC	NC	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	NC	NC	ZZ
J	DQ _B	NC	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_A	NC
K	DQ_B	NC	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_A	NC
L	DQ _B	NC	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_A	NC
M	DQ _B	NC	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_A	NC
N	DQPB	NC	V_{DDQ}	V_{SS}	NC	Α	NC	V_{SS}	V_{DDQ}	NC	NC
Р	NC	NC/72M	Α	Α	TDI	A1	TDO	А	Α	Α	Α
R	MODE	NC/36M	Α	Α	TMS	A0	TCK	Α	Α	Α	Α



Table 1. Pin Definitions

Name	I/O	Description
A ₀ , A ₁ , A	Input- Synchronous	Address inputs used to select one of the address locations. Sampled at the rising edge of the CLK if \overline{ADSP} or \overline{ADSC} is active LOW, and \overline{CE}_1 , \overline{CE}_2 , and \overline{CE}_3 [2] are sampled active. A1: A0 are fed to the two-bit counter.
$\overline{\overline{BW}}_A$, $\overline{\overline{BW}}_B$ \overline{BW}_C , \overline{BW}_D	Input- Synchronous	Byte write select inputs, active LOW. Qualified with $\overline{\text{BWE}}$ to conduct byte writes to the SRAM. Sampled on the rising edge of CLK.
GW	Input- Synchronous	Global write enable input, active LOW. When asserted LOW on the rising edge of $\underline{\text{CLK}}$, a global write is conducted (all bytes are written, regardless of the values on BW_X and BWE).
BWE	Input- Synchronous	Byte write enable input, active LOW . Sampled on the rising edge of CLK. This signal must be asserted LOW to conduct a byte write.
CLK	Input- Clock	Clock input . Used to capture all synchronous inputs to the device. Also used to increment the burst counter when ADV is asserted LOW, during a burst operation.
CE₁	Input- Synchronous	Chip enable 1 input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with CE_2 and \overline{CE}_3 to select or deselect the device. \overline{ADSP} is ignored if \overline{CE}_1 is HIGH. \overline{CE}_1 is sampled only when a new external address is loaded.
CE ₂ [2]	Input- Synchronous	Chip enable $\underline{2}$ input, active HIGH. Sampled on the rising edge of CLK. Used in conjunction with CE_1 and CE_3 to select or deselect the device. CE_2 is sampled only when a new external address is loaded.
CE ₃ [2]	Input- Synchronous	
ŌĒ	Input- Asynchronous	Output enable, asynchronous input, active LOW. Controls the direction of the I/O pins. When LOW, the I/O pins <u>behave</u> as outputs. When deasserted HIGH, I/O pins are tri-stated, and act as input data pins. OE is masked during the first clock of a read cycle when emerging from a deselected state.
ADV	Input- Synchronous	Advance input signal, sampled on the rising edge of CLK, active LOW. When asserted, it automatically increments the address in a burst cycle.
ADSP	Input- Synchronous	Address strobe from processor, sampled on the rising edge of CLK, active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. A1: A0 are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized. ASDP is ignored when $\overline{\text{CE}}_1$ is deasserted HIGH.
ADSC	Input- Synchronous	Address strobe from controller, sampled on the rising edge of CLK, active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. A1: A0 are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized.
ZZ	Input- Asynchronous	ZZ sleep input . This active HIGH input places the device in a non-time critical sleep condition with data integrity preserved. For normal operation, this pin has to be LOW or left floating. ZZ pin has an internal pull down.
DQs, DQP _X	I/O- Synchronous	Bidirectional data I/O lines . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the addresses presented during the previous clock rise of the read cycle. The direction of the pins is controlled by \overline{OE} . When \overline{OE} is asserted LOW, the pins behave as outputs. When HIGH, DQs and DQP _X are placed in a tri-state condition.
V_{DD}	Power Supply	Power supply inputs to the core of the device.
V _{SS}	Ground	Ground for the core of the device.
V_{SSQ}	I/O Ground	Ground for the I/O circuitry.
V_{DDQ}	I/O Power Supply	Power supply for the I/O circuitry.

Document #: 38-05543 Rev. *F



Table 1. Pin Definitions (continued)

MODE	Input-Static	Selects burst order. When tied to GND selects linear burst sequence. When tied to V_{DD} or left floating selects interleaved burst sequence. This is a strap pin and must remain static during device operation. Mode pin has an internal pull up.
TDO	JTAG serial output Synchronous	Serial data-out to the JTAG circuit . Delivers data on the negative edge of TCK. If the JTAG feature is not being utilized, this pin must be disconnected. This pin is not available on TQFP packages.
TDI	JTAG serial input Synchronous	Serial data-in to the JTAG circuit . Sampled on the rising edge of TCK. If the JTAG feature is not being utilized, this pin can be disconnected or connected to V _{DD} . This pin is not available on TQFP packages.
TMS	JTAG serial input Synchronous	Serial data-in to the JTAG circuit . Sampled on the rising edge of TCK. If the JTAG feature is not being utilized, this pin can be disconnected or connected to V _{DD} . This pin is not available on TQFP packages.
TCK	JTAG- Clock	Clock input to the JTAG circuitry. If the JTAG feature is not being utilized, this pin must be connected to V _{SS} . This pin is not available on TQFP packages.
NC	_	No Connects . 36M, 72M, 144M, 288M, 576M, and 1G are address expansion pins and are not internally connected to the die.



Functional Overview

All synchronous inputs pass through input registers controlled by the rising edge of the clock. All data outputs pass through output registers controlled by the rising edge of the clock. Maximum access delay from the clock rise (t_{CO}) is 2.6 ns (250 MHz device). CY7C1380D/CY7C1382D/CY7C1380F/CY7C1382F supports secondary cache in systems using a linear or interleaved burst sequence. The interleaved burst order supports Pentium and i486™ processors. The linear burst sequence suits processors that use a linear burst sequence. The burst order is user selectable, and is determined by sampling the MODE input. Accesses can be initiated with either the processor address strobe (ADSP) or the controller address strobe (ADSC). Address advancement through the burst sequence is controlled by the ADV input. A two-bit on-chip wraparound burst counter captures the first address in a burst sequence and automatically increments the address for the rest of the burst access.

Byte write operations are qualified with the byte write enable (\underline{BWE}) and byte write select (\overline{BW}_X) inputs. A global write enable (\overline{GW}) overrides all byte write inputs and writes data to all four bytes. All writes are simplified with on-chip synchronous self-timed write circuitry.

Three synchronous chip selects $(\overline{CE}_1, CE_2, \overline{CE}_3)$ and an asynchronous output enable (\overline{OE}) provide for easy bank selection and output tri-state control. ADSP is ignored if \overline{CE}_1 is HIGH.

Single Read Accesses

This access is initiated when the following conditions are satisfied at clock rise: (1) ADSP or ADSC is asserted LOW, (2) CE₁, CE₂, CE₃ are all asserted active, and (3) the write signals (GW, BWE) are all deserted HIGH. ADSP is ignored if CE₁ is HIGH. The address presented to the address inputs (A) is stored into the address advancement logic and the address register while being presented to the memory array. The corresponding data is enabled to propagate to the input of the output registers. At the rising edge of the next clock, the data is enabled to propagate through the output register and onto the data bus within 2.6 ns (250 MHz device) if OE is active LOW. The only exception occurs when the SRAM is emerging from a deselected state to a selected state; its outputs are always tri-stated during the first cycle of the access. After the first cycle of the access, the outputs are controlled by the OE signal. Consecutive single read cycles are supported. Once the SRAM is deselected at clock rise by the chip select and either ADSP or ADSC signals, its output tri-states immediately.

Single Write Accesses Initiated by ADSP

This access is initiated when both the following conditions are satisfied at clock rise: (1) ADSP is asserted LOW and (2) CE_1 , CE_2 , and CE_3 are all asserted active. The address presented to A is loaded into the address register and the address advancement logic while being delivered to the memory array. The write signals (GW, BWE, and \overline{BW}_X) and \overline{ADV} inputs are ignored during this first cycle.

ADSP triggered write accesses require two clock cycles to complete. If GW is asserted LOW on the second clock rise, the data presented to the DQs inputs is written into the corresponding address location in the memory array. If GW is HIGH, then the write operation is controlled by BWE and BW_X signals.

The CY7C1380D/CY7C1382D/CY7C1380F/CY7C1382F provides byte write capability that is described in the write cycle descriptions table. Asserting the byte write enable input (BWE) with the selected byte write (BW $_{\rm X}$) input, selectively writes to only the desired bytes. Bytes not selected during a byte write operation remain unaltered. A synchronous self-timed write mechanism has been provided to simplify the write operations.

The CY7C1380D/CY7C1382D/CY7C1380F/CY7C1382F is a common I/O device, the output enable (\overline{OE}) must be deserted HIGH before presenting data to the DQs inputs. Doing so tri-states the output drivers. As a safety precaution, DQs are automatically tri-stated <u>whe</u>never a write cycle is detected, regardless of the state of \overline{OE} .

Single Write Accesses Initiated by ADSC

 $\overline{\text{ADSC}}$ write accesses are initiated when the following conditions are satisfied: (1) $\overline{\text{ADSC}}$ is asserted LOW, (2) $\overline{\text{ADSP}}$ is deserted HIGH, (3) $\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$, and $\overline{\text{CE}}_3$ are all asserted active, and (4) the appropriate combination of the write inputs ($\overline{\text{GW}}$, $\overline{\text{BWE}}$, and $\overline{\text{BW}}_X$) are asserted active to conduct a write to the desired byte(s). $\overline{\text{ADSC}}$ -triggered Write accesses require a single clock cycle to complete. The address presented to A is loaded into the address register and the address advancement logic while being delivered to the memory array. The $\overline{\text{ADV}}$ input is ignored during this cycle. If a global write is conducted, the data presented to the DQs is written into the corresponding address location in the memory core. If a byte write is conducted, only the selected bytes are written. Bytes not selected during a byte write operation remain unaltered. A synchronous self-timed write mechanism has been provided to simplify the write operations.

The CY7C1380D/CY7C1382D/CY7C1380F/CY7C1382F is a common I/O device, the output enable (\overline{OE}) must be deserted HIGH before presenting data to the DQs inputs. Doing so tri-states the output drivers. As a safety precaution, DQs are automatically tri-stated <u>whe</u>never a write cycle is detected, regardless of the state of \overline{OE} .



Burst Sequences

The CY7C1380D/CY7C1382D/CY7C1380F/CY7C1382F provides a two-bit wraparound counter, fed by A1: A0, that implements an interleaved or a linear burst sequence. The interleaved burst sequence is designed specifically to support Intel Pentium applications. The linear burst sequence is designed to support processors that follow a linear burst sequence. The burst sequence is user selectable through the MODE input.

Asserting $\overline{\text{ADV}}$ LOW at clock rise automatically increments the burst counter to the next address in the burst sequence. Both read and write burst operations are supported.

Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation sleep mode. Two clock cycles are required to enter into or exit from this sleep mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the sleep mode are not considered valid nor is the completion of the operation guaranteed. The <u>device must be deselected prior</u> to entering the sleep mode. \overline{CE}_1 , \overline{CE}_2 , \overline{CE}_3 , ADSP, and ADSC must remain inactive for the duration of t_{ZZREC} after the ZZ input returns LOW.

Table 2. Interleaved Burst Address Table (MODE = Floating or VDD)

First Address A1: A0	Second Address A1: A0	Third Address A1: A0	Fourth Address A1: A0
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

Table 3. Linear Burst Address Table (MODE = GND)

First Address A1: A0	Second Address A1: A0	Third Address A1: A0	Fourth Address A1: A0
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10

Table 4. ZZ Mode Electrical Characteristics

Parameter	Description	Test Conditions	Min	Max	Unit
I _{DDZZ}	Sleep mode standby current	$ZZ \ge V_{DD} - 0.2V$		80	mA
t _{ZZS}	Device operation to ZZ	$ZZ \ge V_{DD} - 0.2V$		2t _{CYC}	ns
t _{ZZREC}	ZZ recovery time	ZZ ≤ 0.2V	2t _{CYC}		ns
t _{ZZI}	ZZ Active to sleep current	This parameter is sampled		2t _{CYC}	ns
t _{RZZI}	ZZ Inactive to exit sleep current	This parameter is sampled	0		ns



Truth Table

The Truth Table for this data sheet follows. [4, 5, 6, 7, 8]

Operation	Add. Used	CE ₁	CE ₂	CE ₃	ZZ	ADSP	ADSC	ADV	WRITE	ŌE	CLK	DQ
Deselect Cycle, Power Down	None	Н	Χ	Х	L	Х	L	Х	Х	Х	L-H	Tri-State
Deselect Cycle, Power Down	None	L	L	Х	L	L	Х	Χ	Х	Х	L-H	Tri-State
Deselect Cycle, Power Down	None	L	Χ	Н	L	L	Х	Χ	Х	Х	L-H	Tri-State
Deselect Cycle, Power Down	None	L	L	Х	L	Н	L	Χ	Х	Х	L-H	Tri-State
Deselect Cycle, Power Down	None	L	Χ	Н	L	Н	L	Χ	Х	Х	L-H	Tri-State
Sleep Mode, Power Down	None	Х	Х	Χ	Н	Х	Х	Χ	Х	Х	Χ	Tri-State
READ Cycle, Begin Burst	External	L	Н	L	L	L	Х	Χ	Х	L	L-H	Q
READ Cycle, Begin Burst	External	L	Н	L	L	L	Х	Х	Х	Н	L-H	Tri-State
WRITE Cycle, Begin Burst	External	L	Н	L	L	Н	L	Χ	L	Х	L-H	D
READ Cycle, Begin Burst	External	L	Н	L	L	Н	L	Χ	Н	L	L-H	Q
READ Cycle, Begin Burst	External	L	Н	L	L	Н	L	Х	Н	Н	L-H	Tri-State
READ Cycle, Continue Burst	Next	Х	Х	Χ	L	Н	Н	L	Н	L	L-H	Q
READ Cycle, Continue Burst	Next	Х	Х	Х	L	Н	Н	L	Н	Н	L-H	Tri-State
READ Cycle, Continue Burst	Next	Н	Χ	Χ	L	Х	Н	L	Н	L	L-H	Q
READ Cycle, Continue Burst	Next	Н	Χ	Χ	L	Х	Н	L	Н	Н	L-H	Tri-State
WRITE Cycle, Continue Burst	Next	Х	Х	Χ	L	Н	Н	L	L	Х	L-H	D
WRITE Cycle, Continue Burst	Next	Н	Х	Х	L	Х	Н	L	L	Х	L-H	D
READ Cycle, Suspend Burst	Current	Х	Χ	Χ	L	Н	Н	Н	Н	L	L-H	Q
READ Cycle, Suspend Burst	Current	Х	Χ	Χ	L	Н	Н	Н	Н	Н	L-H	Tri-State
READ Cycle, Suspend Burst	Current	Н	Χ	Х	L	Х	Н	Н	Н	L	L-H	Q
READ Cycle, Suspend Burst	Current	Н	Х	Х	L	Х	Н	Н	Н	Н	L-H	Tri-State
WRITE Cycle, Suspend Burst	Current	Х	Х	Х	L	Н	Н	Н	L	Х	L-H	D
WRITE Cycle, Suspend Burst	Current	Н	Χ	Х	L	Х	Н	Н	L	Χ	L-H	D

- X = Don't Care, H = Logic HIGH, L = Logic LOW.

 WRITE = L when any one or more byte write enable signals, and $\overline{BWE} = L$ or $\overline{GW} = L$. $\overline{WRITE} = H$ when all byte write enable signals, \overline{BWE} , $\overline{GW} = H$.

 The DQ pins are controlled by the current cycle and the \overline{OE} signal. \overline{OE} is asynchronous and is not sampled with the clock.

 The SRAM always initiates a read cycle when \overline{ADSP} is asserted, regardless of the state of \overline{GW} , \overline{BWE} , or \overline{BW}_X . Writes may occur only on subsequent clocks after the \overline{ADSP} or with the assertion of \overline{ADSC} . As a result, \overline{OE} must be driven HIGH prior to the start of the write cycle to allow the outputs to tri-state. \overline{OE} is a don't care for the remainder of the write cycle. \overline{OE} is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle all data bits are tri-state when \overline{OE} is inactive or when the device is deselected, and all data bits behave as output when \overline{OE} is active (LOW).
- inactive or when the device is deselected, and all data bits behave as output when $\overline{\text{OE}}$ is active (LOW)



Truth Table for Read/Write [4, 9]

Function (CY7C1380D/CY7C1380F)	GW	BWE	BW _D	BW _C	BWB	BW _A
Read	Н	Н	Х	Х	Х	Х
Read	Н	L	Н	Н	Н	Н
Write Byte A – (DQ _A and DQP _A)	Н	L	Н	Н	Н	L
Write Byte B – (DQ _B and DQP _B)	Н	L	Н	Н	L	Н
Write Bytes B, A	Н	L	Н	Н	L	L
Write Byte C – (DQ _C and DQP _C)	Н	L	Н	L	Н	Н
Write Bytes C, A	Н	L	Н	L	Н	L
Write Bytes C, B	Н	L	Н	L	L	Н
Write Bytes C, B, A	Н	L	Н	L	L	L
Write Byte D – (DQ _D and DQP _D)	Н	L	L	Н	Н	Н
Write Bytes D, A	Н	L	L	Н	Н	L
Write Bytes D, B	Н	L	L	Н	L	Н
Write Bytes D, B, A	Н	L	L	Н	L	L
Write Bytes D, C	Н	L	L	L	Н	Н
Write Bytes D, C, A	Н	L	L	L	Н	L
Write Bytes D, C, B	Н	L	L	L	L	Н
Write All Bytes	Н	L	L	L	L	L
Write All Bytes	L	Х	Х	Х	Х	Х

Truth Table for Read/Write [4, 9]

Function (CY7C1382D/CY7C1382F)	GW	BWE	BW _B	BW _A
Read	Н	Н	Х	Х
Read	Н	L	Н	Н
Write Byte A – (DQ _A and DQP _A)	Н	L	Н	L
Write Byte B – (DQ _B and DQP _B)	Н	L	L	Н
Write Bytes B, A	Н	L	L	L
Write All Bytes	Н	L	L	L
Write All Bytes	L	Х	Х	Х

Note
9. Table only lists a partial listing of the byte write combinations. Any combination of \overline{BW}_X is valid. Appropriate write is done based on which byte write is active.



IEEE 1149.1 Serial Boundary Scan (JTAG)


The CY7C1380D/CY7C1382D incorporates a serial boundary scan test access port (TAP). This part is fully compliant with 1149.1. The TAP operates using JEDEC-standard 3.3V or 2.5V I/O logic levels.

The CY7C1380D/CY7C1382D contains a TAP controller, instruction register, boundary scan register, bypass register, and ID register.

Disabling the JTAG Feature

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW (V_{SS}) to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternately be connected to V_{DD} through a pull up resistor. TDO must be left unconnected. Upon power up, the device comes up in a reset state which does not interfere with the operation of the device.

TAP Controller State Diagram



The 0 or 1 next to each state represents the value of TMS at the rising edge of TCK.

Test Access Port (TAP)

Test Clock (TCK)

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

Test MODE SELECT (TMS)

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. This pin may be left unconnected if the TAP is not used. The ball is pulled up internally, resulting in a logic HIGH level.


Test Data-In (TDI)

The TDI ball is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) of any register. (See TAP Controller Block Diagram.)

Test Data-Out (TDO)

The TDO output ball is used to serially clock data-out from the registers. The output is active depending upon the current state of the TAP state machine. The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register. (See TAP Controller State Diagram.)

TAP Controller Block Diagram



Performing a TAP Reset

A Reset is performed by forcing TMS HIGH (V_{DD}) for five rising edges of TCK. This Reset does not affect the operation of the SRAM and may be performed while the SRAM is operating.

At power up, the TAP is reset internally to ensure that TDO comes up in a High-Z state.

TAP Registers

Registers are connected between the TDI and TDO balls and enable data to be scanned in and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction register. Data is serially loaded into the TDI ball on the rising edge of TCK. Data is output on the TDO ball on the falling edge of TCK.

Instruction Register

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO balls as shown in the TAP Controller Block Diagram. Upon power up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state as described in the previous section.



When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary '01' pattern to enable fault isolation of the board-level serial test data path.

Bypass Register

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between the TDI and TDO balls. This enables data to be shifted through the SRAM with minimal delay. The bypass register is set LOW (V_{SS}) when the BYPASS instruction is executed.

Boundary Scan Register

The boundary scan register is connected to all the input and bidirectional balls on the SRAM.

The boundary scan register is loaded with the contents of the RAM input and output ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO balls when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD, and SAMPLE Z instructions can be used to capture the contents of the input and output ring.

The boundary scan order tables show the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI, and the LSB is connected to TDO.

Identification (ID) Register

The ID register is loaded with a vendor-specific 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in the "Identification Register Definitions" on page 16.

TAP Instruction Set

Overview

Eight different instructions are possible with the three bit instruction register. All combinations are listed in "Identification Codes" on page 16. Three of these instructions are listed as RESERVED and must not be used. The other five instructions are described in detail in this section.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO balls. To execute the instruction once it is shifted in, the TAP controller must be moved into the Update-IR state.

EXTEST

The EXTEST instruction enables the preloaded data to be driven out through the system output pins. This instruction also selects the boundary scan register to be connected for serial access between the TDI and TDO in the Shift-DR controller state.

IDCODE

The IDCODE instruction causes a vendor-specific 32-bit code to be loaded into the instruction register. It also places the instruction register between the TDI and TDO balls and enables

the IDCODE to be shifted out of the device when the TAP controller enters the Shift-DR state.

The IDCODE instruction is loaded into the instruction register upon power up or whenever the TAP controller is given a test logic reset state.

SAMPLE Z

The SAMPLE Z instruction causes the boundary scan register to be connected between the TDI and TDO balls when the TAP controller is in a Shift-DR state. The SAMPLE Z command places all SRAM outputs into a High-Z state.

SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. When the SAMPLE/PRELOAD instructions are loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the input and output pins is captured in the boundary scan register.

The TAP controller clock can only operate at a frequency up to 20 MHz, while the SRAM clock operates more than an order of magnitude faster. As there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output undergoes a transition. The TAP may then try to capture a signal while in transition (metastable state). This does not harm the device, but there is no guarantee as to the value that is captured. Repeatable results may not be possible.

To guarantee that the boundary scan register captures the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture setup plus hold times (t_{CS} and t_{CH}). The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the CK and CK# captured in the boundary scan register.

Once the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins.

PRELOAD enables an initial data pattern to be placed at the latched parallel outputs of the boundary scan register cells prior to the selection of another boundary scan test operation.

The shifting of data for the SAMPLE and PRELOAD phases can occur concurrently when required; that is, while data captured is shifted out, the preloaded data is shifted in.

BYPASS

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO balls. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

EXTEST Output Bus Tri-State

IEEE Standard 1149.1 mandates that the TAP controller be able to put the output bus into a tri-state mode.

The boundary scan register has a special bit located at Bit #85 (for 119-BGA package) or Bit #89 (for 165-fBGA package). When this scan cell, called the "extest output bus tri-state," is latched into the preload register during the Update-DR state in the TAP controller, it directly controls the state of the output (Q-bus) pins,



when the EXTEST is entered as the current instruction. When HIGH, it enables the output buffers to drive the output bus. When LOW, this bit places the output bus into a High-Z condition.


This bit can be set by entering the SAMPLE/PRELOAD or EXTEST command, and then shifting the desired bit into that cell, during the Shift-DR state. During Update-DR, the value loaded into that shift-register cell latches into the preload register. When the EXTEST instruction is entered, this bit directly controls the

output Q-bus pins. Note that this bit is preset HIGH to enable the output when the device is powered up, and also when the TAP controller is in the Test-Logic-Reset state.

Reserved

These instructions are not implemented but are reserved for future use. Do not use these instructions.

TAP Timing



TAP AC Switching Characteristics Over the Operating Range [10, 11]

Parameter	Description	Min	Max	Unit
Clock				
t _{TCYC}	TCK Clock Cycle Time	50		ns
t _{TF}	TCK Clock Frequency		20	MHz
t _{TH}	TCK Clock HIGH time	20		ns
t _{TL}	TCK Clock LOW time	20		ns
Output Time	es			
t _{TDOV}	TCK Clock LOW to TDO Valid		10	ns
t _{TDOX}	TCK Clock LOW to TDO Invalid	0		ns
Setup Time	S			
t _{TMSS}	TMS Setup to TCK Clock Rise	5		ns
t _{TDIS}	TDI Setup to TCK Clock Rise	5		ns
t _{CS}	Capture Setup to TCK Rise	5		ns
Hold Times				
t _{TMSH}	TMS Hold after TCK Clock Rise	5		ns
t _{TDIH}	TDI Hold after Clock Rise	5		ns
t _{CH}	Capture Hold after Clock Rise	5		ns

Notes

[+] Feedback

 $^{10.\,}t_{CS}$ and t_{CH} refer to the setup and hold time requirements of latching data from the boundary scan register.


^{11.} Test conditions are specified using the load in TAP AC test conditions. $t_R/t_F = 1$ ns.



3.3V TAP AC Test Conditions

Input pulse levels	V _{SS} to 3.3V
Input rise and fall times	1 ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Test load termination supply voltage.	1.5V


Figure 7. 3.3V TAP AC Output Load Equivalent



2.5V TAP AC Test Conditions

Input pulse levels	V _{SS} to 2.5V
Input rise and fall time	1 ns
Input timing reference levels	1.25V
Output reference levels	1.25V
Test load termination supply voltage	1.25V

Figure 8. 2.5V TAP AC Output Load Equivalent



TAP DC Electrical Characteristics And Operating Conditions

 $(0^{\circ}\text{C} < \text{TA} < +70^{\circ}\text{C}; V_{DD} = 3.3\text{V} \pm 0.165\text{V} \text{ unless otherwise noted})^{[12]}$

Parameter	Description	Test Cor	Test Conditions		Max	Unit
V _{OH1}	Output HIGH Voltage	I_{OH} = -4.0 mA, V_{DDQ} =	$I_{OH} = -4.0 \text{ mA}, V_{DDQ} = 3.3 \text{V}$			V
		$I_{OH} = -1.0 \text{ mA}, V_{DDQ} =$	= 2.5V	2.0		V
V _{OH2}	Output HIGH Voltage	I _{OH} = -100 μA	V _{DDQ} = 3.3V	2.9		V
			V _{DDQ} = 2.5V	2.1		V
V _{OL1}	Output LOW Voltage	I _{OL} = 8.0 mA	V _{DDQ} = 3.3V		0.4	V
			V _{DDQ} = 2.5V		0.4	V
V _{OL2}	Output LOW Voltage	I _{OL} = 100 μA	V _{DDQ} = 3.3V		0.2	V
			V _{DDQ} = 2.5V		0.2	V
V _{IH}	Input HIGH Voltage		V _{DDQ} = 3.3V	2.0	V _{DD} + 0.3	V
			V _{DDQ} = 2.5V	1.7	V _{DD} + 0.3	V
V_{IL}	Input LOW Voltage		V _{DDQ} = 3.3V	-0.3	0.8	V
			V _{DDQ} = 2.5V	-0.3	0.7	V
I _X	Input Load Current	$GND \le V_{IN} \le V_{DDQ}$	•	- 5	5	μA

[+] Feedback

^{12.} All voltages referenced to Vss (GND).



Identification Register Definitions

Instruction Field	CY7C1380D/CY7C1380F (512K x 36)	CY7C1382D/CY7C1382F (1 Mbit x 18)	Description
Revision Number (31:29)	000	000	Describes the version number.
Device Depth (28:24) [13]	01011	01011	Reserved for internal use.
Device Width (23:18) 119-BGA	101000	101000	Defines the memory type and architecture.
Device Width (23:18) 165-FBGA	000000	000000	Defines the memory type and architecture.
Cypress Device ID (17:12)	100101	010101	Defines the width and density.
Cypress JEDEC ID Code (11:1)	00000110100	00000110100	Allows unique identification of SRAM vendor.
ID Register Presence Indicator (0)	1	1	Indicates the presence of an ID register.

Scan Register Sizes

Register Name	Bit Size (x36)	Bit Size (x18)
Instruction	3	3
Bypass	1	1
ID	32	32
Boundary Scan Order (119-ball BGA package)	85	85
Boundary Scan Order (165-ball FBGA package)	89	89

Identification Codes

Instruction	Code	Description
EXTEST	000	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM outputs to High-Z state.
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operations.
SAMPLE Z	010	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a High-Z state.
RESERVED	011	Do Not Use. This instruction is reserved for future use.
SAMPLE/PRELOAD	100	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Does not affect SRAM operation.
RESERVED	101	Do Not Use. This instruction is reserved for future use.
RESERVED	110	Do Not Use. This instruction is reserved for future use.
BYPASS	111	Places the bypass register between TDI and TDO. This operation does not affect SRAM operations.

Note

13. Bit #24 is 1 in the register definitions for both 2.5v and 3.3v versions of this device.



119-Ball BGA Boundary Scan Order [14, 15]

Bit#	Ball ID
1	H4
2	T4
3	T5
4	T6
5	R5
6	L5
7	R6
8	U6
9	R7
10	T7
11	P6
12	N7
13	M6
14	L7
15	K6
16	P7
17	N6
18	L6
19	K7
20	J5
21	H6
22	G7

ing Count Cruci		
Bit #	Ball ID	
23	F6	
24	E7	
25	D7	
26	H7	
27	G6	
28	E6	
29	D6	
30	C7	
31	B7	
32	C6	
33	A6	
34	C5	
35	B5	
36	G5	
37	В6	
38	D4	
39	B4	
40	F4	
41	M4	
42	A5	
43	K4	
44	E4	

Bit #	Ball ID
45	G4
46	A4
47	G3
48	C3
49	B2
50	В3
51	A3
52	C2
53	A2
54	B1
55	C1
56	D2
57	E1
58	F2
59	G1
60	H2
61	D1
62	E2
63	G2
64	H1
65	J3
66	2K

Bit #	Ball ID
67	L1
68	M2
69	N1
70	P1
71	K1
72	L2
73	N2
74	P2
75	R3
76	T1
77	R1
78	T2
79	L3
80	R2
81	T3
82	L4
83	N4
84	P4
85	Internal

Notes

^{14.} Balls which are NC (No Connect) are pre-set LOW. 15. Bit# 85 is pre-set HIGH.



165-Ball BGA Boundary Scan Order [14, 16]

Bit #	Ball ID
1	N6
2	N7
3	N10
4	P11
5	P8
6	R8
7	R9
8	P9
9	P10
10	R10
11	R11
12	H11
13	N11
14	M11
15	L11
16	K11
17	J11
18	M10
19	L10
20	K10
21	J10
22	H9
23	H10
24	G11
25	F11
26	E11
27	D11
28	G10
29	F10
30	E10

Bit #	Ball ID			
31	D10			
32	C11			
33	A11			
34	B11			
35	A10			
36	B10			
37	A9			
38	B9			
39	C10			
40	A8			
41	B8			
42	A7			
43	B7			
44	B6			
45	A6			
46	B5			
47	A5			
48	A4			
49	B4			
50	В3			
51	A3			
52	A2			
53	B2			
54	C2			
55	B1			
56	A1			
57	C1			
58	D1			
59	E1			
60	F1			

Bit #	Ball ID
61	G1
62	D2
63	E2
64	F2
65	G2
66	H1
67	H3
68	J1
69	K1
70	L1
71	M1
72	J2
73	K2
74	L2
75	M2
76	N1
77	N2
78	P1
79	R1
80	R2
81	P3
82	R3
83	P2
84	R4
85	P4
86	N5
87	P6
88	R6
89	Internal

Note 16. Bit# 89 is pre-set HIGH.



Maximum Ratings

DC Voltage Applied to Outputs

Exceeding the maximum ratings may impair the useful life of the device. For user guidelines, not tested. Storage Temperature-65°C to +150°C Ambient Temperature with Supply Voltage on V_{DD} Relative to GND–0.3V to +4.6V Supply Voltage on V_{DDQ} Relative to GND...... -0.3V to $+V_{DD}$

in Tri-State–0.5V to V_{DDQ} + 0.5V

DC Input Voltage	–0.5V to V _{DD} + 0.5V
Current into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	>2001V
Latch-up Current	>200 mA

Operating Range

Range	Ambient Temperature	V _{DD}	V _{DDQ}
Commercial	0°C to +70°C	3.3V -5%/+10%	
Industrial	–40°C to +85°C		to V _{DD}

Electrical Characteristics Over the Operating Range [17, 18]

Parameter	Description	Test Condition	ıs	Min	Max	Unit
V_{DD}	Power Supply Voltage			3.135	3.6	V
V_{DDQ}	I/O Supply Voltage	for 3.3V I/O		3.135	V_{DD}	V
		for 2.5V I/O		2.375	2.625	V
V _{OH}	Output HIGH Voltage	for 3.3V I/O, I _{OH} = -4.0 mA		2.4		V
		for 2.5V I/O, I _{OH} = -1.0 mA		2.0		V
V_{OL}	Output LOW Voltage	for 3.3V I/O, I _{OL} = 8.0 mA			0.4	V
		for 2.5V I/O, I _{OL} = 1.0 mA			0.4	V
V _{IH}	Input HIGH Voltage [17]	for 3.3V I/O		2.0	$V_{DD} + 0.3V$	V
		for 2.5V I/O		1.7	V _{DD} + 0.3V	V
V_{IL}	Input LOW Voltage [17]	for 3.3V I/O		-0.3	0.8	V
		for 2.5V I/O	-0.3	0.7	V	
Input Leakage Current except ZZ and MODE		$GND \le V_I \le V_{DDQ}$			5	μА
	Input Current of MODE	Input = V _{SS}				μА
		Input = V _{DD}		5	μА	
	Input Current of ZZ	Input = V _{SS}				μА
		Input = V _{DD}		30	μА	
I _{OZ}	Output Leakage Current	$GND \le V_I \le V_{DDQ}$, Output Disabled		-5	5	μА
I _{DD}	V _{DD} Operating Supply Current	V_{DD} = Max., I_{OUT} = 0 mA, f = f _{MAX} = 1/t _{CYC}	4.0-ns cycle, 250 MHz		350	mA
			5.0-ns cycle, 200 MHz		300	mΑ
			6.0-ns cycle, 167 MHz		275	mΑ
I _{SB1}	Automatic CE	V _{DD} = Max, Device Deselected,	4.0-ns cycle, 250 MHz		160	mA
	Power Down	$V_{IN}^{\perp} \ge V_{IH}$ or $V_{IN} \le V_{IL}$	5.0-ns cycle, 200 MHz		150	mA
	Current—TTL Inputs	$f = f_{MAX} = 1/t_{CYC}$	6.0-ns cycle, 167 MHz		140	mΑ
I _{SB2}	Automatic CE Power Down Current-CMOS Inputs	V_{DD} = Max, Device Deselected, $V_{IN} \le 0.3 \text{V or } V_{IN} \ge V_{DDQ} - 0.3 \text{V, f} = 0$	All speeds		70	mA
I _{SB3}	Automatic CE	V _{DD} = Max, Device Deselected, or	4.0-ns cycle, 250 MHz		135	mA
	Power Down	$V_{IN}^{-1} \le 0.3 \text{V or } V_{IN} \ge V_{DDQ} - 0.3 \text{V}$	5.0-ns cycle, 200 MHz		130	mΑ
	Current—CMOS Inputs	$f = f_{MAX} = 1/t_{CYC}$	6.0-ns cycle, 167 MHz		125	mA
I _{SB4}	Automatic CE Power Down Current—TTL Inputs	V_{DD} = Max, Device Deselected, $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$, f = 0	All speeds		80	mA

^{17.} Overshoot: $V_{IH}(AC) < V_{DD}$ +1.5V (pulse width less than $t_{CYC}/2$), undershoot: $V_{IL}(AC) > -2V$ (pulse width less than $t_{CYC}/2$). 18. TPower up: Assumes a linear ramp from 0v to $V_{DD}(min.)$ within 200 ms. During this time $V_{IH} < V_{DD}$ and $V_{DDQ} \le V_{DD}$.



Capacitance [19]


Parameter	Description	Test Conditions	100 TQFP Package	119 BGA Package	165 FBGA Package	Unit
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C$, $f = 1$ MHz,	5	8	9	pF
C _{CLK}	Clock Input Capacitance	V _{DD} = 3.3V. V _{DDQ} = 2.5V	5	8	9	pF
C _{IO}	Input/Output Capacitance	1 DDQ 2.3 V	5	8	9	pF

Thermal Resistance [19]

Parameter	Description	Test Conditions	100 TQFP Package	119 BGA Package	165 FBGA Package	Unit
Θ_{JA}	,	Test conditions follow standard test methods and procedures	28.66	23.8	20.7	°C/W
$\Theta_{\sf JC}$	i i nemai kesisiance	for measuring thermal impedance, in accordance with EIA/JESD51.	4.08	6.2	4.0	°C/W



Figure 9. AC Test Loads and Waveforms



Note

^{19.} Tested initially and after any design or process change that may affect these parameters.



Switching Characteristics Over the Operating Range [20, 21]

	Description	250 MHz		200 MHz		167 MHz		11!4
Parameter	Description	Min	Max	Min	Max	Min	Max	Unit
t _{POWER}	V _{DD} (Typical) to the first Access ^[22]			1		1		ms
Clock			- II					
t _{CYC}	Clock Cycle Time			5		6		ns
t _{CH}	Clock HIGH	1.7		2.0		2.2		ns
t _{CL}	Clock LOW	1.7		2.0		2.2		ns
Output Times	•		•					
t _{CO} Data Output Valid After CLK Rise			2.6		3.0		3.4	ns
t _{DOH}	Data Output Hold After CLK Rise	1.0		1.3		1.3		ns
t _{CLZ}	Clock to Low-Z [23, 24, 25]	1.0		1.3		1.3		ns
t _{CHZ}	Clock to High-Z [23, 24, 25]		2.6		3.0		3.4	ns
t _{OEV}	OE LOW to Output Valid		2.6		3.0		3.4	ns
t _{OELZ}	OE LOW to Output Low-Z [23, 24, 25]	0		0		0		ns
t _{OEHZ}	OE HIGH to Output High-Z [23, 24, 25]		2.6		3.0		3.4	ns
Setup Times			- II	ı				
t _{AS}	Address Setup Before CLK Rise	1.2		1.4		1.5		ns
t _{ADS}	ADSC, ADSP Setup Before CLK Rise	1.2		1.4		1.5		ns
t _{ADVS}	ADV Setup Before CLK Rise	1.2		1.4		1.5		ns
t _{WES}	GW, BWE, BW _X Setup Before CLK Rise	1.2		1.4		1.5		ns
t _{DS}	Data Input Setup Before CLK Rise	1.2		1.4		1.5		ns
t _{CES}	Chip Enable SetUp Before CLK Rise	1.2		1.4		1.5		ns
Hold Times			- II					
t _{AH}	Address Hold After CLK Rise	0.3		0.4		0.5		ns
t _{ADH}	ADSP, ADSC Hold After CLK Rise	0.3		0.4		0.5		ns
t _{ADVH}	ADV Hold After CLK Rise	0.3		0.4		0.5		ns
t _{WEH}	GW, BWE, BW _X Hold After CLK Rise	0.3		0.4		0.5		ns
t _{DH}	Data Input Hold After CLK Rise	0.3		0.4		0.5		ns
t _{CEH}	Chip Enable Hold After CLK Rise	0.3		0.4		0.5		ns

^{20.} Timing reference level is 1.5V when $V_{\rm DDQ}$ = 3.3V and is 1.25V when $V_{\rm DDQ}$ = 2.5V. 21. Test conditions shown in (a) of AC Test Loads unless otherwise noted.

^{22.} This part has a voltage regulator internally; t_{POWER} is the time that the power needs to be supplied above V_{DD}(minimum) initially before a read or write operation can be initiated.


^{23.} t_{CHZ}, t_{CLZ}, t_{OLZ}, t_{OLZ}, and t_{OEHZ} are specified with AC test conditions shown in part (b) of "AC Test Loads and Waveforms" on page 21. Transition is measured ± 200 mV from steady-state voltage.

At any given voltage and temperature, t_{OEHZ} is less than t_{OELZ} and t_{CHZ} is less than t_{CLZ} to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve High-Z prior to Low-Z under the same system conditions.
 This parameter is sampled and not 100% tested.



Switching Waveforms

Figure 10. Read Cycle Timing [26]




Note 26. On this diagram, when \overline{CE} is LOW: \overline{CE}_1 is LOW, \overline{CE}_2 is HIGH and \overline{CE}_3 is LOW. When \overline{CE} is HIGH: \overline{CE}_1 is HIGH or \overline{CE}_2 is LOW or \overline{CE}_3 is HIGH.



Switching Waveforms (continued)

Figure 11. Write Cycle Timing [26, 27]




Note

27. Full width write can be initiated by either $\overline{\text{GW}}$ LOW; or by $\overline{\text{GW}}$ HIGH, $\overline{\text{BWE}}$ LOW and $\overline{\text{BW}}_{X}$ LOW.



Switching Waveforms (continued)

Figure 12. Read/Write Cycle Timing $^{[26,\ 28,\ 29]}$




Notes

28. <u>The</u> data bus (Q) remains in high-Z following a WRITE cycle, unless a new read access is initiated by ADSP or ADSC. 29. GW is HIGH.



Switching Waveforms (continued)

Figure 13. ZZ Mode Timing [30, 31]



Notes

30. Device must be deselected when entering ZZ mode. See "Truth Table" on page 10 for all possible signal conditions to deselect the device. 31. DQs are in high-Z when exiting ZZ sleep mode.



Ordering Information

The following table lists all speed, package and temperature range options. Please note that some options listed below may not be available for order entry. To verify the availability of a specific option, visit the Cypress website at www.cypress.com/products, or contact your local sales representative for the status of availability of parts.

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives and distributors. To find the office closest to you, visit us at http://app.cypress.com/portal/server.pt?space=CommunityPage&control=SetCommunityVD=201&PageID=230.

Speed (MHz)	Ordering Code	Package Diagram	Part and Package Type	Operating Range
250	CY7C1380D-250AXC	51-85050	100-pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Pb-Free	Commercial
	CY7C1382D-250AXC			
	CY7C1380F-250AXC			
	CY7C1382F-250AXC			
	CY7C1380F-250BGC	51-85115	119-ball Ball Grid Array (14 x 22 x 2.4 mm)	
	CY7C1382F-250BGC			
	CY7C1380F-250BGXC	51-85115	119-ball Ball Grid Array (14 x 22 x 2.4 mm) Pb-Free	
	CY7C1382F-250BGXC			
	CY7C1380D-250BZC	51-85180	165-ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm)	
	CY7C1382D-250BZC			
	CY7C1380F-250BZC			
	CY7C1382F-250BZC			
	CY7C1380D-250BZXC	51-85180	165-ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm) Pb-Free	
	CY7C1382D-250BZXC			
	CY7C1380F-250BZXC			
	CY7C1382F-250BZXC			
	CY7C1380D-250AXI	51-85050	100-pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Pb-Free	Industrial
	CY7C1382D-250AXI			
	CY7C1380F-250AXI			
	CY7C1382F-250AXI			
	CY7C1380F-250BGI	51-85115	119-ball Ball Grid Array (14 x 22 x 2.4 mm)	
	CY7C1382F-250BGI			
	CY7C1380F-250BGXI	51-85115	119-ball Ball Grid Array (14 x 22 x 2.4 mm) Pb-Free	
	CY7C1382F-250BGXI			
	CY7C1380D-250BZI	51-85180	165-ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm)	
	CY7C1382D-250BZI			
	CY7C1380F-250BZI			
	CY7C1382F-250BZI			
	CY7C1380D-250BZXI	51-85180	165-ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm) Pb-Free	
	CY7C1382D-250BZXI			
	CY7C1380F-250BZXI			
	CY7C1382F-250BZXI			



Speed (MHz)	Ordering Code	Package Diagram	Part and Package Type	Operating Range
200	CY7C1380D-200AXC	51-85050	100-pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Pb-Free	Commercial
	CY7C1382D-200AXC			
	CY7C1380F-200AXC			
	CY7C1382F-200AXC			
	CY7C1380F-200BGC	51-85115	119-ball Ball Grid Array (14 x 22 x 2.4 mm)	1
	CY7C1382F-200BGC			
	CY7C1380F-200BGXC	51-85115	119-ball Ball Grid Array (14 x 22 x 2.4 mm) Pb-Free	
	CY7C1382F-200BGXC			
-	CY7C1380D-200BZC	51-85180	165-ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm)	
	CY7C1382D-200BZC			
	CY7C1380F-200BZC			
	CY7C1382F-200BZC			
	CY7C1380D-200BZXC	51-85180	165-ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm) Pb-Free	
	CY7C1382D-200BZXC			
	CY7C1380F-200BZXC			
	CY7C1382F-200BZXC			
	CY7C1380D-200AXI	51-85050	100-pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Pb-Free	Industrial
	CY7C1382D-200AXI			
	CY7C1380F-200AXI			
	CY7C1382F-200AXI			
	CY7C1380F-200BGI	51-85115	119-ball Ball Grid Array (14 x 22 x 2.4 mm)	
	CY7C1382F-200BGI			
	CY7C1380F-200BGXI	51-85115	119-ball Ball Grid Array (14 x 22 x 2.4 mm) Pb-Free	
	CY7C1382F-200BGXI			
	CY7C1380D-200BZI	51-85180	165-ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm)	
	CY7C1382D-200BZI			
	CY7C1380F-200BZI			
	CY7C1382F-200BZI			
	CY7C1380D-200BZXI	51-85180	165-ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm) Pb-Free	
	CY7C1382D-200BZXI			
	CY7C1380F-200BZXI			
	CY7C1382F-200BZXI			





Speed (MHz)	Ordering Code	Package Diagram	Part and Package Type	Operating Range
167	CY7C1380D-167AXC	51-85050	100-pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Pb-Free	Commercial
	CY7C1382D-167AXC			
	CY7C1380F-167AXC			
	CY7C1382F-167AXC			
	CY7C1380F-167BGC	51-85115	119-ball Ball Grid Array (14 x 22 x 2.4 mm)	
	CY7C1382F-167BGC			
	CY7C1380F-167BGXC	51-85115	119-ball Ball Grid Array (14 x 22 x 2.4 mm) Pb-Free	
	CY7C1382F-167BGXC			
	CY7C1380D-167BZC	51-85180	165-ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm)	
	CY7C1382D-167BZC			
	CY7C1380F-167BZC			
	CY7C1382F-167BZC			
	CY7C1380D-167BZXC	51-85180	165-ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm) Pb-Free	
	CY7C1382D-167BZXC			
	CY7C1380F-167BZXC			
	CY7C1382F-167BZXC			
	CY7C1380D-167AXI	51-85050	100-pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Pb-Free	Industrial
	CY7C1382D-167AXI			
	CY7C1380F-167AXI			
	CY7C1382F-167AXI			
	CY7C1380F-167BGI	51-85115	119-ball Ball Grid Array (14 x 22 x 2.4 mm)	
	CY7C1382F-167BGI			
	CY7C1380F-167BGXI	51-85115	119-ball Ball Grid Array (14 x 22 x 2.4 mm) Pb-Free	
	CY7C1382F-167BGXI			
	CY7C1380D-167BZI	51-85180	165-ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm)	
	CY7C1382D-167BZI			
	CY7C1380F-167BZI			
	CY7C1382F-167BZI			
	CY7C1380D-167BZXI	51-85180	165-ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm) Pb-Free	
	CY7C1382D-167BZXI			
	CY7C1380F-167BZXI			
	CY7C1382F-167BZXI			




Package Diagrams

Figure 14. 100-Pin Thin Plastic Quad Flat Pack (14 x 20 x 1.4 mm) (51-85050)







- 1. JEDEC STD REF MS-026
- 2. BODY LENGTH DIMENSION DOES NOT INCLUDE MOLD PROTRUSION/END FLASH
 MOLD PROTRUSION/END FLASH SHALL NOT EXCEED 0.0098 in (0.25 mm) PER SIDE
 BODY LENGTH DIMENSIONS ARE MAX PLASTIC BODY SIZE INCLUDING MOLD MISMATCH
- 3. DIMENSIONS IN MILLIMETERS

51-85050-*B

В

С

D

Е

F

G

Н

J

K Ĺ

M

Ν

Ρ

R


Ú

1.27



Package Diagrams (continued)

Figure 15. 119-Ball BGA (14 x 22 x 2.4 mm) (51-85115)




[+] Feedback



Package Diagrams (continued)

Figure 16. 165-Ball FBGA (13 x 15 x 1.4 mm) (51-85180)



[+] Feedback



Document History Page

REV.	ECN NO.	Submission Date	Orig. of Change	Description of Change
**	254515	See ECN	RKF	New data sheet
*A	288531	See ECN	SYT	Edited description under "IEEE 1149.1 Serial Boundary Scan (JTAG)" for non-compliance with 1149.1 Removed 225MHz and 133 MHz Speed Bins Added Pb-free information for 100-Pin TQFP, 119 BGA and 165 FBGA Packages Added comment of 'Pb-free BG packages availability' below the Ordering Information
*B	326078	See ECN	PCI	Address expansion pins/balls in the pinouts for all packages are modified as per JEDEC standard Added description on EXTEST Output Bus Tri-State Changed description on the Tap Instruction Set Overview and Extest Changed Device Width (23:18) for 119-BGA from 000000 to 101000 Added separate row for 165 -FBGA Device Width (23:18) Changed Θ_{JA} and Θ_{JC} for TQFP Package from 31 and 6 °C/W to 28.66 and 4.08 °C/W respectively Changed Θ_{JA} and Θ_{JC} for BGA Package from 45 and 7 °C/W to 23.8 and 6.2 °C/W respectively Changed Θ_{JA} and Θ_{JC} for FBGA Package from 46 and 3 °C/W to 20.7 and 4.0 °C/W respectively Modified V_{OL} , V_{OH} test conditions Removed comment of 'Pb-free BG packages availability' below the Ordering Information Updated Ordering Information Table
*C	416321	See ECN	NXR	Converted from Preliminary to Final Changed address of Cypress Semiconductor Corporation on Page# 1 from "3901 North First Street" to "198 Champion Court" Changed the description of I_X from Input Load Current to Input Leakage Current on page# 18 Changed the I_X current values of MODE on page # 18 from $-5~\mu A$ and 30 μA to $-30~\mu A$ and 5 μA Changed the I_X current values of ZZ on page # 18 from $-30~\mu A$ and 5 μA Changed the I_X current values of ZZ on page # 18 from $-30~\mu A$ and 5 μA to $-5~\mu A$ and 30 μA Changed $V_{IH} \leq V_{DD}$ to $V_{IH} < V_{DD}$ on page # 18 Replaced Package Name column with Package Diagram in the Ordering Information table Updated Ordering Information Table
*D	475009	See ECN	VKN	Added the Maximum Rating for Supply Voltage on V_{DDQ} Relative to GND Changed t_{TH} , t_{TL} from 25 ns to 20 ns and t_{TDOV} from 5 ns to 10 ns in TAP AC Switching Characteristics table. Updated the Ordering Information table.
*E	776456	See ECN	VKN	Added Part numbers CY7C1380F and CY7C1382F and its related information Added footnote# 3 regarding Chip Enable Updated Ordering Information table
*F	2648065	01/27/09	VKN/PYRS	Modified note on top of the Ordering information table Updated Ordering Information table to include CY7C1380F/CY7C1382F in 100-Pin TSOP and 165 BGA package



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.

Prod	ucts
------	------

PSoC psoc.cypress.com
Clocks & Buffers clocks.cypress.com
Wireless wireless.cypress.com
Memories memory.cypress.com
Image Sensors image.cypress.com

PSoC Solutions

General psoc.cypress.com/solutions
Low Power/Low Voltage psoc.cypress.com/low-power
Precision Analog psoc.cypress.com/precision-analog
LCD Drive psoc.cypress.com/lcd-drive
CAN 2.0b psoc.cypress.com/can
USB psoc.cypress.com/usb

© Cypress Semiconductor Corporation, 2006-2009. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document #: 38-05543 Rev. *F

Revised January 12, 2009

Page 34 of 34

All products and company names mentioned in this document may be the trademarks of their respective holders.