



Features

- High speed
 □ 20 ns
- Automatic power-down when deselected
- Low active power ☐ 935 mW
- Low standby power □ 83 mW
- CMOS for optimum speed/power
- TTL-compatible inputs and outputs
- Easy memory expansion with \overline{CE}_1 , CE_2 , and \overline{OE} features
- Available in non Pb-free 32-Lead (300-Mil) Molded SOJ

Functional Description

The CY7C188 is a high-performance CMOS static RAM organized as 32,768 words by 9 bits. Easy memory expansion is provided by an active-LOW chip enable ($\overline{\text{CE}}_1$), an active-HIGH chip enable ($\overline{\text{CE}}_2$), an active-LOW output enable ($\overline{\text{OE}}$), and tri-state drivers. The device has an automatic power-down feature that reduces power consumption by more than 75% when deselected.


Writing to the device is accomplished by taking \overline{CE}_1 and write enable (\overline{WE}) inputs LOW and CE_2 input HIGH. Data on the nine I/O pins ($I/O_0 - I/O_8$) is then written into the location specified on the address pins ($A_0 - A_{14}$).

Reading from the device is accomplished by taking $\overline{\text{CE}}_1$ and $\overline{\text{OE}}$ LOW while forcing $\overline{\text{WE}}$ and CE_2 HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

The nine input/output pins (I/O $_0$ – I/O $_8$) are placed in a high-impedance state when the device is <u>des</u>elected (\overline{CE}_1 HIGH or \overline{CE}_2 LOW), the outputs are disabled (\overline{OE} HIGH), or during a write operation (\overline{CE}_1 LOW, \overline{CE}_2 HIGH, and \overline{WE} LOW).

The CY7C188 is available in standard 300-mil-wide SOJ.

Logic Block Diagram





Contents

| Pin Configuration | 3 |
|---|---|
| Selection Guide | |
| Maximum Ratings | 4 |
| Operating Range | 4 |
| Electrical Characteristics | 4 |
| Capacitance | 4 |
| AC Test Loads and Waveforms | |
| Switching Characteristics | 5 |
| Switching Waveforms | |
| Read Cycle No. 1 | 6 |
| Read Cycle No. 2 (Chip-Enable Controlled) | 6 |
| Write Cycle No. 1 (WE Controlled) | 6 |
| Write Cycle No.2 (CE Controlled) | |
| Write Cycle No. 3 (WE Controlled, OE LOW) | |

| Truth Table | <i>(</i> |
|---|----------|
| Ordering Information | 8 |
| Ordering Code Definitions | |
| Package Diagram | |
| Acronyms | 9 |
| Document Conventions | |
| Units of Measure | 9 |
| Document History Page | 10 |
| Sales, Solutions, and Legal Information | |
| Worldwide Sales and Design Support | |
| Products | 10 |
| PSoC Solutions | |



Pin Configuration



Selection Guide

| Description | -20 |
|-----------------------------------|-----|
| Maximum Access Time (ns) | 20 |
| Maximum Operating Current (mA) | 170 |
| Maximum CMOS Standby Current (mA) | 15 |



Maximum Ratings

Exceeding the maximum ratings may impair the useful life of the device. These user guidelines are not tested. Storage Temperature-65 °C to +150 °C Ambient Temperature with Supply Voltage on V_{CC} Relative to GND

| DC Input Voltage ^[1] | 0.5 V to V _{CC} + 0.5 V |
|--|----------------------------------|
| Output Current into Outputs (LOW) | 20 mA |
| Static Discharge Voltage(per MIL-STD-883, Method 3015) | > 2001 V |
| Latch-up Current | > 200 mA |

Operating Range

| Range | Ambient Temperature | V _{cc} |
|------------|------------------------|-----------------|
| Commercial | 0 °C to +70 °C | 5 V ± 10% |

Electrical Characteristics

Over the Operating Range^[2]

| Parameter | | | | -20 | Unit |
|------------------|--|--|------------|-----------------------|------|
| Parameter | Description | Test Conditions | Min | Max | Unit |
| V _{OH} | Output HIGH Voltage | V _{CC} = Min, I _{OH} = -4.0 mA | 2.4 | - | V |
| V _{OL} | Output LOW Voltage | V _{CC} = Min, I _{OL} = 8.0 mA | _ | 0.4 | V |
| V _{IH} | Input HIGH Voltage | | 2.2 | V _{CC} + 0.3 | V |
| V _{IL} | Input LOW Voltage ^[1] | | -0.5 | 0.8 | V |
| I _{IX} | Input Leakage Current | $GND \le V_I \le V_{CC}$ | - 5 | +5 | μА |
| I _{OZ} | Output Leakage Current | $GND \le V_I \le V_{CC}$, Output Disabled | - 5 | +5 | μА |
| I _{CC} | V _{CC} Operating Supply Current | V_{CC} = Max, I_{OUT} = 0 mA, f = f_{MAX} = 1/ t_{RC} | _ | 170 | mA |
| I _{SB1} | Automatic CE Power-Down Current — TTL Inputs | $\begin{array}{ l l l }\hline \text{Max } V_{CC}, \overline{CE}_1 \geq V_{IH} \text{ or } CE_2 \leq V_{IL}, V_{IN} \geq V_{IH}\\ \text{or } V_{IN} \leq V_{IL}, f = f_{MAX} \end{array}$ | - | 35 | mA |
| I _{SB2} | Automatic CE Power-Down Current — CMOS Inputs | $\begin{array}{l} \text{Max V}_{CC}, \overline{CE}_1 \geq \text{V}_{CC} - 0.3 \text{V or CE}_2 \leq 0.3 \text{V}, \\ \text{V}_{IN} \geq \text{V}_{CC} - 0.3 \text{V or V}_{IN} \leq 0.3 \text{V, f = 0} \end{array}$ | - | 15 | mA |

Capacitance^[3]


| Parameter | Description | Test Conditions | Max | Unit |
|-----------------------------|--------------------|--|-----|------|
| C _{IN} : Addresses | Input Capacitance | $T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = 5.0 \text{V}$ | 6 | pF |
| C _{IN} : Controls | Input Capacitance | | 8 | pF |
| C _{OUT} | Output Capacitance | | 8 | pF |


Notes

- Minimum voltage is equal to –2.0 V for pulse durations less than 20 ns.
 See the last page of this specification for Group A subgroup testing information.
- 3. Tested initially and after any design or process changes that may affect these parameters.



AC Test Loads and Waveforms[4, 5]





THÉVENIN EQUIVALENT Equivalent to: OUTPUT -—• 1.73 V

Switching Characteristics

Over the Operating Range^[4, 6]

| | | _ | 20 | |
|-------------------------------|---|----------|-----|------|
| Parameter Description | | Min | Max | Unit |
| READ CYCLE | · | <u>.</u> | • | |
| t _{RC} | Read Cycle Time | 20 | _ | ns |
| t _{AA} | Address to Data Valid | _ | 20 | ns |
| t _{OHA} | Data Hold from Address Change | 3 | _ | ns |
| t _{ACE} | CE ₁ LOW or CE ₂ HIGH to Data Valid | _ | 20 | ns |
| t _{DOE} | OE LOW to Data Valid | _ | 9 | ns |
| t _{LZOE} | OE LOW to Low Z ^[7] | 0 | _ | ns |
| t _{HZOE} | OE HIGH to High Z ^[5, 7] | _ | 9 | ns |
| t _{LZCE} | CE ₁ LOW or CE ₂ HIGH to low Z ^[7] | 3 | _ | ns |
| t _{HZCE} | CE ₁ HIGH or CE ₂ LOW to high Z ^[5, 7] | _ | 9 | ns |
| t _{PU} | CE ₁ LOW or CE ₂ HIGH to power-up | 0 | _ | ns |
| t _{PD} | CE ₁ HIGH or CE ₂ LOW to power-down | _ | 20 | ns |
| WRITE CYCLE ^[8, 9] | 9] | • | | • |
| t _{WC} | Write Cycle Time | 20 | _ | ns |
| t _{SCE} | CE ₁ LOW or CE ₂ HIGH to Write End | 15 | _ | ns |
| t _{AW} | Address set-up to Write End | 15 | _ | ns |
| t _{HA} | Address Hold from Write End | 0 | _ | ns |
| t _{SA} | Address set-up to Write Start | 0 | _ | ns |
| t _{PWE} | WE Pulse Width | 15 | _ | ns |
| t _{SD} | Data Set-Up to Write End | 10 | _ | ns |
| t _{HD} | Data Hold from Write End | 0 | _ | ns |
| t _{HZWE} | WE LOW to high Z ^[5] | 0 | 7 | ns |
| t _{LZWE} | WE HIGH to low Z ^[5, 7] | 3 | _ | ns |

Notes

- 4. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V, and output loading of the specified I_{OL}/I_{OH} and 30-pF load capacitance.
- t_{HZOE} , t_{HZCF} , and t_{HZWE} are specified with C_L = 5 pF as in part (b) of AC Test Loads. Transition is measured ± 500 mV from steady-state voltage. See the last page of this specification for Group A subgroup testing information.

- At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZCE} is less than t_{LZCE}, and t_{HZWE} is less than t_{LZWE} for any given device.

 The internal write time of the memory is defined by the overlap of CE₂, LOW, CE₂ HIGH, and WE LOW. All three signals must be asserted to initiate a write and any signal can terminate a write by being deasserted. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.


 The minimum write cycle time for write cycle #3 (WE controlled, OE LOW) is the sum of t_{HZWE} and t_{SD}.

[+] Feedback




Switching Waveforms


Read Cycle No. 1^[10, 11]



Read Cycle No. 2 (Chip-Enable Controlled)[11, 12, 13]



Write Cycle No. 1 (WE Controlled)^[13, 14, 15, 16]



Notes

- 10. <u>De</u>vice is continuously selected. <u>OE</u>, <u>CE</u> = V_{IL}. 11. <u>WE</u> is HIGH for read cycle.


- Address valid prior to or coincident with CE transition LOW.
 Timing parameters are the same for all chip enable signals (CE₁ and CE₂), so only the timing for CE₁ is shown.
 The internal write time of the memory is defined by the overlap of CE₁, LOW, CE₂ HIGH, and WE LOW. All three signals must be asserted to initiate a write and any signal can terminate a write by being deasserted. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
- 15. Data I/O is high impedance if $\overline{OE} = V_{IH}$.

 16. If \overline{CE} goes HIGH simultaneously with \overline{WE} HIGH, the output remains in a high-impedance state.
- 17. During this period, the I/Os are in the output state and input signals should not be applied.




Switching Waveforms (Continued)

Write Cycle No.2 (CE Controlled)[18, 20, 21, 22]



Write Cycle No. 3 (WE Controlled, OE LOW)[19, 20, 22]



Truth Table

| CE | WE | OE | Input/Output | Mode | Power |
|----|----|----|--------------|---------------------------|----------------------------|
| Н | Х | Х | High Z | Deselect/Power-Down | Standby (I _{SB}) |
| L | Н | L | Data Out | Read | Active (I _{CC}) |
| L | L | Х | Data In | Write | Active (I _{CC}) |
| L | Н | Н | High Z | Deselect, Output Disabled | Active (I _{CC}) |

Notes

- 18. The internal write time of the memory is defined by the overlap of \overline{CE}_1 , LOW, \overline{CE}_2 HIGH, and \overline{WE} LOW. All three signals must be asserted to initiate a write and any signal can terminate a write by being deasserted. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.

 19. The minimum write cycle time for write cycle #3 (\overline{WE} controlled, \overline{OE} LOW) is the sum of t_{HZWE} and t_{SD} .

 20. Timing parameters are the same for all chip enable signals (\overline{CE}_1 and \overline{CE}_2), so only the timing for \overline{CE}_1 is shown.

- 21. Data I/O is high impedance if $\overline{OE} = V_{IH}$.
 22. If \overline{CE} goes HIGH simultaneously with \overline{WE} HIGH, the output remains in a high-impedance state.
- 23. During this period, the I/Os are in the output state and input signals should not be applied.


Document #: 38-05053 Rev. *C



Ordering Information


| | Speed (ns) | Ordering Code | Package Name | Package Type | Operating Range |
|---|---------------|---------------|-----------------|-----------------------------|--------------------|
| ĺ | 20 | CY7C188-20VC | 51-85041 | 32-pin (300-Mil) Molded SOJ | Commercial |

Ordering Code Definitions



Package Diagram

Figure 1. 32-Lead (300-Mil) Molded SOJ, 51-85041



51-85041 *B



Acronyms

| Acronym | Description |
|---------|---|
| CMOS | complementary metal oxide semiconductor |
| CE | chip enable |
| DIP | dual inline package |
| I/O | input/output |
| OE | output enable |
| SRAM | static random access memory |
| SOJ | small outline J-lead |
| TTL | transistor-transistor logic |
| WE | write enable |

Document Conventions

Units of Measure

| Symbol | Unit of Measure |
|--------|-----------------|
| ns | nano seconds |
| V | Volts |
| μA | micro Amperes |
| mA | milli Amperes |
| mV | milli Volts |
| mW | milli Watts |
| pF | pico Farad |
| °C | degree Celcius |
| W | Watts |
| % | percent |
| MHz | Mega Hertz |



Document History Page

| Document Number: 38-05053 | | | | |
|---------------------------|---------|------------|--------------------|--|
| REV. | ECN NO. | Issue Date | Orig. of Change | Description of Change |
| ** | 107155 | 09/10/01 | SZV | Change from Spec number: 38-00220 to 38-05053 |
| *A | 506367 | See ECN | NXR | Changed the description of I _{IX} from Input Load Current to Input Leakage Current in DC Electrical Characteristics table Removed I _{OS} parameter from DC Electrical Characteristics table Updated Ordering Information table |
| *B | 2894123 | 03/17/2010 | VKN | Added Table of Contents Removed 15ns speed bin Updated Ordering Information table Updated Package Diagram (Figure 1) Added Sales, Solutions, and Legal Information |
| *C | 3096933 | 11/30/2010 | PRAS | Added Ordering Code Definitions. Added Acronyms and Units of Measure. Minor edits. |

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive cypress.com/go/automotive
Clocks & Buffers cypress.com/go/clocks
Interface cypress.com/go/interface
Lighting & Power Control cypress.com/go/powerpsoc

cypress.com/go/plc
Memory cypress.com/go/memory
Optical & Image Sensing cypress.com/go/image
PSoC cypress.com/go/psoc
Touch Sensing cypress.com/go/touch
USB Controllers cypress.com/go/USB
Wireless/RF cypress.com/go/wireless

PSoC Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2001-2010. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document #: 38-05053 Rev. *C

Revised November 30, 2010

Page 10 of 10

All products and company names mentioned in this document may be the trademarks of their respective holders.