


## CY7C024AV/024BV/025AV/026AV CY7C0241AV/0251AV/036AV

# 3.3V 4K/8K/16K x 16/18 Dual-Port Static RAM

### **Features**

- True dual-ported memory cells which enable simultaneous access of the same memory location
- 4, 8 or 16K × 16 organization
- (CY7C024AV/024BV [1]/ 025AV/026AV)
- 4 or 8K × 18 organization (CY7C0241AV/0251AV)
- 16K × 18 organization (CY7C036AV)
- 0.35 micron CMOS for optimum speed and power
- High speed access: 20 and 25 ns
- Low operating power
  - ☐ Active: I<sub>CC</sub> = 115 mA (typical) □ Standby:  $I_{SB3}$  = 10 μA (typical)

- Fully asynchronous operation
- Automatic power down
- Expandable data bus to 32 bits, 36 bits or more using Master and Slave chip select when using more than one device
- On chip arbitration logic
- Semaphores included to permit software handshaking between ports
- INT flag for port-to-port communication
- Separate upper byte and lower byte control
- Pin select for Master or Slave (M/S)
- Commercial and industrial temperature ranges
- Available in 100-pin Pb-free TQFP and 100-pin TQFP



#### Notes

- 1. CY7C024AV and CY7C024BV are functionally identical.
- IO<sub>8</sub>-IO<sub>15</sub> for x16 devices; IO<sub>9</sub>-IO<sub>17</sub> for x18 devices.
- $IO_0-IO_7$  for x16 devices;  $IO_0-IO_8$  for x18 devices.  $\underline{A_0-A_{11}}$  for 4K devices;  $A_0-A_{12}$  for 8K devices;  $A_0-A_{13}$  for 16K devices.
- BUSY is an output in master mode and an input in slave mode.

Cypress Semiconductor Corporation • Document #: 38-06052 Rev. \*M

198 Champion Court


San Jose, CA 95134-1709

408-943-2600 Revised March 30, 2011



## **Pin Configurations**

Figure 1. 100-Pin TQFP (Top View)




#### Notes

6.  $A_{12L}$  on the CY7C025AV. 7.  $A_{12R}$  on the CY7C025AV.



## Pin Configurations (continued)

Figure 2. 100-Pin TQFP (Top View)




#### Notes

- 8.  $A_{12L}$  on the CY7C0251AV.
- A<sub>12R</sub> on the CY7C0251AVC.



## Pin Configurations (continued)

Figure 3. 100-Pin TQFP (Top View)



### **Selection Guide**

Parameter	CY7C024AV/024BV/025AV/026AV CY7C0241AV/0251AV/036AV -20	CY7C024AV/024BV/025AV/026AV CY7C0241AV/0251AV/036AV -25	Unit
Maximum Access Time	20	25	ns
Typical Operating Current	120	115	mA
Typical Standby Current for I <sub>SB1</sub> (Both ports TTL Level)	35	30	mA
Typical Standby Current for I <sub>SB3</sub> (Both ports CMOS Level)	10	10	μΑ



#### **Pin Definitions**

Left Port	Right Port	Description
CEL	CE <sub>R</sub>	Chip Enable
$R/\overline{W}_L$	R/W <sub>R</sub>	Read and Write Enable
OE <sub>L</sub>	ŌE <sub>R</sub>	Output Enable
A <sub>0L</sub> -A <sub>13L</sub>	A <sub>0R</sub> -A <sub>13R</sub>	Address (A <sub>0</sub> –A <sub>11</sub> for 4K devices; A <sub>0</sub> –A <sub>12</sub> for 8K devices; A <sub>0</sub> –A <sub>13</sub> for 16K)
IO <sub>0L</sub> -IO <sub>17L</sub>	IO <sub>0R</sub> -IO <sub>17R</sub>	Data Bus Input and Output
SEM <sub>L</sub>	SEMR	Semaphore Enable
UB <sub>L</sub>	UB <sub>R</sub>	Upper Byte Select (IO <sub>8</sub> –IO <sub>15</sub> for x16 devices; IO <sub>9</sub> –IO <sub>17</sub> for x18 devices)
LB <sub>L</sub>	LB <sub>R</sub>	Lower Byte Select (IO <sub>0</sub> –IO <sub>7</sub> for x16 devices; IO <sub>0</sub> –IO <sub>8</sub> for x18 devices)
ĪNT <sub>L</sub>	ĪNT <sub>R</sub>	Interrupt Flag
BUSYL	BUSYR	Busy Flag
M/S		Master or Slave Select
V <sub>CC</sub>		Power
GND		Ground
NC		No Connect

#### **Architecture**

The CY7C024AV/024BV/025AV/026AV and CY7C0241AV/0251AV/036AV consist of an array of 4K, 8K, and 16K words of 16 and 18 bits each of dual-port RAM cells, IO and address lines, and control signals (CE, OE, RW). These control pins permit independent access for reads or writes to any location in memory. To handle simultaneous writes and reads to the same location, a BUSY pin is provided on each port. Two Interrupt (INT) pins can be used for port to port communication. Two Semaphore (SEM) control pins are used for allocating shared resources. With the M/S pin, the devices can function as a master (BUSY pins are outputs) or as a slave (BUSY pins are inputs). They also have an automatic power down feature controlled by CE. Each port has its own output enable control (OE), which enables data to be read from the device.

#### **Functional Description**

The CY7C024AV/024BV/025AV/026AV and CY7C0241AV/0251AV/036AV are low power CMOS 4K, 8K, and 16K ×16/18 dual port static RAMs. Various arbitration schemes are included on the devices to handle situations when multiple processors access the same piece of data. There are two ports permitting independent, asynchronous access for reads and writes to any location in memory. The devices can be used as standalone 16 or18-bit dual port static RAMs or multiple devices can be combined to function as a 32 or 36-bit or wider master and slave dual port static RAM. An M/S pin is provided for implementing 32 or 36-bit or wider memory applications. It does not need separate master and slave devices or additional discrete logic. Application areas include interprocessor/multiprocessor designs, communications status buffering, and dual port video and graphics memory.

Each port has independent control pins: Chip Enable (CE), Read or Write Enable (R/W), and Output Enable (OE). Two flags are provided on each port (BUSY and INT). BUSY signals that the port is trying to access the same location currently being

accessed by the other port. The Interrupt flag (INT) permits communication between ports or systems by means of a mail box. The semaphores are used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphore logic has eight shared latches. Only one side can control the latch (semaphore) at any time. Control of a semaphore indicates that a shared resource is in use. An automatic power down feature is controlled independently on each port by a Chip Select (CE) pin.

The CY7C024AV/024BV/025AV/026AV and CY7C0241AV0251AV/036AV are available in 100-pin Pb-free Thin Quad Flat Pack (TQFP) and 100-pin TQFP.

#### Write Operation

Data must be set up for a duration of t<sub>SD</sub> before the rising edge of RW to guarantee a valid write. A write operation is controlled by either the RW pin (see Figure 8 on page 12) or the CE pin (see Figure 9 on page 12). Required inputs for non-contention operations are summarized in Table 1 on page 7.

If a location is being written to by one port and the opposite port tries to read that location, there must be a port to port flowthrough delay before the data is read on the output; otherwise the data read is not deterministic. Data is valid on the port  $t_{DDD}$  after the data is presented on the other port.

#### **Read Operation**

<u>Wh</u>en reading the device, the user must assert both the O<u>E</u> and CE pins. Data is available  $t_{ACE}$  after CE or  $t_{DOE}$  after OE is asserted. If the user wants to access a semaphore flag, then the SEM pin and OE must be asserted.

#### Interrupts

The upper two memory locations are for message passing. The highest memory location (FFF for the CY7C024AV/024BV/41AV/1FFF for the CY7C025AV/51AV,

Document #: 38-06052 Rev. \*M Page 5 of 20





3FFF for the CY7C026AV/36AV) is the mailbox for the right port and the second highest memory location (FFE for the CY7C024AV/024BV/41AV/1FFE for the CY7C025AV/51AV, 3FFE for the CY7C026AV/36AV) is the mailbox for the left port. When one port writes to the other port's mailbox, an interrupt is generated to the owner. The interrupt is reset when the owner reads the contents of the mailbox. The message is user defined.

Each port can read the other port's mailbox without resetting the interrupt. The active state of the busy signal (to a port) prevents the port from setting the interrupt to the winning port. Also, an active busy to a port prevents that port from reading its own mailbox and, thus, resetting the interrupt to it.

If an application does not require message passing, do not connect the interrupt pin to the processor's interrupt request input pin.

The operation of the interrupts and their interaction with Busy are summarized in Table 2 on page 7.

#### Busy

The CY7C024AV/024BV/025AV/026AV and CY7C0241AV/0251AV/036AV provide on-chip arbitration to resolve simultaneous memory location access (contention). If both ports' CEs are asserted and an address match occurs within  $t_{PS}$  of each other, the busy logic determines which port has access. If  $t_{PS}$  is violated, one port definitely gains permission to the location, but it is not predictable which port gets that permission. BUSY is asserted  $t_{BLA}$  after an address match or  $t_{BLC}$  after CE is taken LOW.

#### Master/Slave

A M/ $\overline{S}$  pin helps to expand the word width by configuring the device as a master or a slave. The BUSY output of the master is connected to the BUSY input of the slave. This enables the device to interface to a master device with no external components. Writing to slave devices must be delayed until after the BUSY input has settled ( $t_{BLC}$  or  $t_{BLA}$ ). Otherwise, the slave chip may begin a write cycle during a contention situation. When tied HIGH, the M/ $\overline{S}$  pin enables the device to be used as a master and, therefore, the BUSY line is an output. BUSY can then be used to send the arbitration outcome to a slave.

#### **Semaphore Operation**

CY7C024AV/024BV/025AV/026AV CY7C0241AV/0251AV/036AV provide eight semaphore latches. which are separate from the dual port memory locations. Semaphores are used to reserve resources that are shared between the two ports. The state of the semaphore indicates that a resource is in use. For example, if the left port wants to request a given resource, it sets a latch by writing a zero to a semaphore location. The left port then verifies its success in setting the latch by reading it. After writing to the semaphore, SEM or OE must be deasserted for t<sub>SOP</sub> before attempting to read the semaphore. The semaphore value is available  $t_{\mbox{SWRD}}$  +  $t_{\mbox{DOE}}$  after the rising edge of the semaphore write. If the left port was successful (reads a zero), it assumes control of the shared resource. Otherwise (reads a one), it assumes the right port has control and continues to poll the semaphore. When the right side has relinquished control of the semaphore (by writing a one), the left side succeeds in gaining control of the semaphore. If the left side no longer requires the semaphore, a one is written to cancel its request.

Semaphores are accessed by asserting  $\overline{\text{SEM}}$  LOW. The  $\overline{\text{SEM}}$  pin functions as a chip select for the semaphore latches ( $\overline{\text{CE}}$  must remain HIGH <u>during SEM</u> LOW). A<sub>0-2</sub> represents the semaphore address.  $\overline{\text{OE}}$  and  $\overline{\text{RW}}$  are used in the same manner as a normal memory access. When writing or reading a semaphore, the other address pins have no effect.

When writing to the semaphore, only IO<sub>0</sub> is used. If a zero is written to the left port of an available semaphore, a one appears at the same semaphore address on the right port. That semaphore can now only be modified by the side showing zero (the left port in this case). If the left port now relinquishes control by writing a one to the semaphore, the semaphore is set to one for both sides. However, if the right port had requested the semaphore (written a zero) while the left port had control, the right port would immediately own the semaphore as soon as the left port released it. *Table 3* on page 7 shows sample semaphore operations.

When reading a semaphore, all 16 and 18 data lines output the semaphore value. The read value is latched in an output register to prevent the semaphore from changing state during a write from the other port. If both ports attempt to access the semaphore within  $t_{\rm SPS}$  of each other, the semaphore is definitely obtained by one of them. But there is no guarantee which side controls the semaphore.



Table 1. Non-Contending Read/Write

		In	puts			Ou	tputs	Ou south an
CE	R/W	Œ	UB	LB	SEM	IO <sub>9</sub> -IO <sub>17</sub>	IO <sub>0</sub> –IO <sub>8</sub>	Operation
Н	Х	X	Х	X	Н	High Z	High Z	Deselected: Power Down
Х	X	X	Н	Н	Н	High Z	High Z	Deselected: Power Down
L	L	X	L	Н	Н	Data In	High Z	Write to Upper Byte Only
L	L	X	Н	L	Н	High Z	Data In	Write to Lower Byte Only
L	L	X	L	L	Н	Data In	Data In	Write to Both Bytes
L	Н	L	L	Н	Н	Data Out	High Z	Read Upper Byte Only
L	Н	L	Н	L	Н	High Z	Data Out	Read Lower Byte Only
L	Н	L	L	L	Н	Data Out	Data Out	Read Both Bytes
Х	Х	Н	Х	Х	Х	High Z	High Z	Outputs Disabled
Н	Н	L	Х	Х	L	Data Out	Data Out	Read Data in Semaphore Flag
Х	Н	L	Н	Н	L	Data Out	Data Out	Read Data in Semaphore Flag
Н	7	Х	Х	Х	L	Data In	Data In	Write D <sub>IN0</sub> into Semaphore Flag
Х		Х	Н	Н	L	Data In	Data In	Write D <sub>IN0</sub> into Semaphore Flag
L	Χ	Χ	L	Х	L			Not Allowed
L	Х	Χ	Х	L	L			Not Allowed

Table 2. Interrupt Operation Example (assumes  $\overline{\text{BUSY}_{L}} = \overline{\text{BUSY}_{R}} = \text{HIGH})^{[10]}$ 

		Left Port					Right Port					
Function	R/W <sub>L</sub>	CE	OE <sup>L</sup>	A <sub>0L-13L</sub>	INT	R/W <sub>R</sub>	CER	E <sub>R</sub> OE <sub>R</sub> A <sub>0R-13R</sub>		INT <sub>R</sub>		
Set Right INT <sub>R</sub> Flag	L	L	Χ	FFF <sup>[13]</sup>	Χ	Х	Χ	Χ	Х	L <sup>[12]</sup>		
Reset Right INT <sub>R</sub> Flag	Χ	Х	Χ	Х	Х	Χ	L	L	FFF (or 1/3FFF)	H <sup>[11]</sup>		
Set Left INT <sub>L</sub> Flag	Х	Х	Х	Х	L <sup>[11]</sup>	L	L	Х	1FFE (or 1/3FFE)	Х		
Reset Left INT <sub>L</sub> Flag	Χ	L	L	1FFE <sup>[13]</sup>	H <sup>[12]</sup>	Χ	Χ	Χ	Х	Χ		

**Table 3. Semaphore Operation Example** 

Function	IO <sub>0</sub> -IO <sub>17</sub> Left	IO <sub>0</sub> –IO <sub>17</sub> Right	Status
No action	1	1	Semaphore-free
Left port writes 0 to semaphore	0	1	Left Port has semaphore token
Right port writes 0 to semaphore	0	1	No change. Right side has no write access to semaphore
Left port writes 1 to semaphore	1	0	Right port obtains semaphore token
Left port writes 0 to semaphore	1	0	No change. Left port has no write access to semaphore
Right port writes 1 to semaphore	0	1	Left port obtains semaphore token
Left port writes 1 to semaphore	1	1	Semaphore-free
Right port writes 0 to semaphore	1	0	Right port has semaphore token
Right port writes 1 to semaphore	1	1	Semaphore free
Left port writes 0 to semaphore	0	1	Left port has semaphore token
Left port writes 1 to semaphore	1	1	Semaphore-free

10. See Functional Description on page 5 for specific highest memory locations by device.

11. If <u>BUSY</u><sub>R</sub>=L, then no change.

12. If <u>BUSY</u><sub>L</sub>=L, then no change.

13. See Functional Description on page 5 for specific addresses by device.

Document #: 38-06052 Rev. \*M



## CY7C024AV/024BV/025AV/026AV CY7C0241AV/0251AV/036AV

## **Maximum Ratings**

Exceeding maximum ratings<sup>[14]</sup> may shorten the useful life of the device. User guidelines are not tested.

Storage Temperature ......–65°C to +150°C

Ambient Temperature with

Power Applied ......55°C to +125°C Supply Voltage to Ground Potential ......0.5V to +4.6V

DC Voltage Applied to

Outputs in High-Z State .....-0.5V to V<sub>CC</sub> + 0.5V

DC Input Voltage <sup>[15]</sup>	. –0.5V to V <sub>CC</sub> + 0.5V
Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage	> 2001V
Latch-up Current	> 200 mA

## **Operating Range**

Range Ambient Temperature		V <sub>CC</sub>
Commercial	0°C to +70°C	$3.3V\pm300~\text{mV}$
Industrial <sup>[16]</sup>	–40°C to +85°C	$3.3V\pm300~\text{mV}$

#### **Electrical Characteristics**

Over the Operating Range

				CY7C024AV/024BV/025AV/026AV CY7C0241AV/0251AV/036AV						
Parameter	ameter Description			-20			-25		Unit	
				Тур	Max	Min	Тур	Max	ĺ	
V <sub>OH</sub>	Output HIGH Voltage (V <sub>CC</sub> =3.3V)		2.4			2.4			V	
V <sub>OL</sub>	Output LOW Voltage				0.4			0.4	V	
V <sub>IH</sub>	Input HIGH Voltage		2.0			2.0			V	
V <sub>IL</sub>	Input LOW Voltage		-0.3 <sup>[17]</sup>		0.8			8.0	V	
I <sub>OZ</sub>	Output Leakage Current		-10		10	-10		10	μΑ	
I <sub>IX</sub>	Input Leakage Current		-10		10	-10		10	μΑ	
I <sub>CC</sub>	Operating Current (V <sub>CC</sub> = Max.,	Com'l.		120	175		115	165	mA	
	I <sub>OUT</sub> = 0 mA) Outputs Disabled	Ind. <sup>[16]</sup>	1				135	185	mA	
I <sub>SB1</sub>	Standby Current (Both Ports TTL Level)	Com'l.		35	45		30	40	mA	
	$CE_L \& CE_R \ge V_{IH}, f = f_{MAX}$	Ind. <sup>[16]</sup>	1				40	50	mA	
I <sub>SB2</sub>	Standby Current (One Port TTL Level)	Com'l.		75	110		65	95	mA	
	$CE_L \mid CE_R \ge V_{IH}, f = f_{MAX}$	Ind. <sup>[16]</sup>					75	105	mA	
I <sub>SB3</sub>	Standby Current (Both Ports CMOS Level)	Com'l.		10	500		10	500	μΑ	
	$\overline{CE_L}$ & $\overline{CE_R} \ge V_{CC}-0.2V$ , f = 0	Ind. <sup>[16]</sup>					10	500	μΑ	
I <sub>SB4</sub>	Standby Current (One Port CMOS Level) $CE_L \mid CE_R \ge V_{IH}, f = f_{MAX}^{[18]}$	Com'l.		70	95		60	80	mA	
	$CE_L \mid CE_R \ge V_{IH}, f = f_{MAX}^{I \cap I}$	Ind. <sup>[16]</sup>					70	90	mA	

## Capacitance


Parameter <sup>[19]</sup>	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	10	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>CC</sub> = 3.3V	10	pF

#### Notes

- 14. The voltage on any input or IO pin cannot exceed the power pin during power up.
- 15. Pulse width < 20 ns.
- 16. Industrial parts are available in CY7C026AV and CY7C036AV only.
- 17. VIL  $\geq$  -1.5V for pulse width less than 10ns.
- 18. f<sub>MAX</sub> = 1/t<sub>RC</sub> = All inputs cycling at f = 1/t<sub>RC</sub> (except output enable). f = 0 means no address or control lines change. This applies only to inputs at CMOS level standby I<sub>SB3</sub>.
- 19. Tested initially and after any design or process changes that may affect these parameters.



Figure 4. AC Test Loads and Waveforms



## **Switching Characteristics**

Over the Operating Range [20]

			CY7C024AV/024BV/025AV/026AV CY7C0241AV/0251AV/036AV					
Parameter	Description		20	-2	Unit			
		Min	Max	Min	Max			
Read Cycle								
t <sub>RC</sub>	Read Cycle Time	20		25		ns		
t <sub>AA</sub>	Address to Data Valid		20		25	ns		
t <sub>oha</sub>	Output Hold From Address Change	3		3		ns		
[21] ACE	CE LOW to Data Valid		20		25	ns		
DOE	OE LOW to Data Valid		12		13	ns		
[22, 23, 24] LZOE	OE Low to Low Z	3		3		ns		
[22, 23, 24] HZOE	OE HIGH to High Z		12		15	ns		
[22, 23, 24] LZCE	CE LOW to Low Z	3		3		ns		
. [22, 23, 24] HZCE	CE HIGH to High Z		12		15	ns		
. [24] ·PU	CE LOW to Power Up	0		0		ns		
. [24] ·PD	CE HIGH to Power Down		20		25	ns		
t <sub>ABE</sub> <sup>[21]</sup>	Byte Enable Access Time		20		25	ns		
Write Cycle			•	•		1		
WC	Write Cycle Time	20		25		ns		
SCE <sup>[21]</sup>	CE LOW to Write End	15		20		ns		
AW	Address Valid to Write End	15		20		ns		
HA	Address Hold From Write End	0		0		ns		
t <sub>SA</sub> <sup>[21]</sup>	Address Setup to Write Start	0		0		ns		

#### Notes

- 20. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I<sub>O</sub>/I<sub>OH</sub> and 30 pF load capacitance.

  21. To access RAM, CE = L, UB = L, SEM = H. To access semaphore, CE = H and SEM = L. Either condition must be valid for the entire t<sub>SCE</sub> time.
- 22. At any given temperature and voltage condition for any given device, t<sub>HZCE</sub> is less than t<sub>LZCE</sub> and t<sub>HZCE</sub> is less than t<sub>LZCE</sub>.
- 23. Test conditions used are Load 3.
- 24. This parameter is guaranteed but not tested. For information on port to port delay through RAM cells from writing port to reading port, refer to Figure 12.



## **Switching Characteristics**

Over the Operating Range (continued)[20]


Parameter			CY7C024AV/024BV/025AV/026AV CY7C0241AV/0251AV/036AV					
	Description	-	20	-2	25	Unit		
		Min	Max	Min	Max	1		
t <sub>PWE</sub>	Write Pulse Width	15		20		ns		
t <sub>SD</sub>	Data Setup to Write End	15		15		ns		
t <sub>HD</sub>	Data Hold From Write End	0		0		ns		
t <sub>HZWE</sub> [23, 24]	R/W LOW to High Z		12		15	ns		
t <sub>LZWE</sub> [23, 24]	R/W HIGH to Low Z	3		0		ns		
t <sub>WDD</sub> <sup>[25]</sup>	Write Pulse to Data Delay		45		50	ns		
t <sub>DDD</sub> <sup>[25]</sup>	Write Data Valid to Read Data Valid		30		35	ns		
Busy Timing <sup>[26]</sup>		<u>.</u>	•	•	•	•		
t <sub>BLA</sub>	BUSY LOW from Address Match		20		20	ns		
t <sub>BHA</sub>	BUSY HIGH from Address Mismatch		20		20	ns		
t <sub>BLC</sub>	BUSY LOW from CE LOW		20		20	ns		
t <sub>BHC</sub>	BUSY HIGH from CE HIGH		17		17	ns		
t <sub>PS</sub>	Port Setup for Priority	5		5		ns		
t <sub>WB</sub>	R/W HIGH after BUSY (Slave)	0		0		ns		
t <sub>WH</sub>	R/W HIGH after BUSY HIGH (Slave)	15		17		ns		
t <sub>BDD</sub> <sup>[27]</sup>	BUSY HIGH to Data Valid		20		25	ns		
Interrupt Timing	[26]	<u>.</u>	•	•	•	•		
t <sub>INS</sub>	INT Set Time		20		20	ns		
t <sub>INR</sub>	INT Reset Time		20		20	ns		
Semaphore Tim	ing	•	•	•	•	•		
t <sub>SOP</sub>	SEM Flag Update Pulse (OE or SEM)	10		12		ns		
t <sub>SWRD</sub>	SEM Flag Write to Read Time	5		5		ns		
t <sub>SPS</sub>	SEM Flag Contention Window	5		5		ns		
t <sub>SAA</sub>	SEM Address Access Time		20		25	ns		

#### **Data Retention Mode**

CY7C024AV/024BV/025AV/026AV CY7C0241AV/0251AV/036AV are designed for battery backup. Data retention voltage and supply current are guaranteed over temperature. The following rules ensure data retention:

- 1. Chip Enable (CE) must be held HIGH during data retention, within  $V_{CC}$  to  $V_{CC} - 0.2V$ .
- 2.  $\overline{\text{CE}}$  must be kept between  $V_{CC}$  0.2V and 70 percent of  $V_{CC}$ during the power up and power down transitions.
- 3. The RAM can begin operation >t $_{RC}$  after  $V_{CC}$  reaches the minimum operating voltage (3.0V).

## **Timing**



Parameter	Test Conditions <sup>[28]</sup>	Max	Unit
ICC <sub>DR1</sub>	at VCC <sub>DR</sub> = 2V	50	μΑ

- 25. For information on port to port delay through RAM cells from writing port to reading port, refer to Figure 12.
- 26. Test conditions used are Load 2.
- 27.  $t_{RDD}$  is a calculated parameter and is the greater of  $t_{WDD}$   $t_{PWE}$  (actual) or  $t_{DDD}$   $t_{SD}$  (actual). 28.  $CE = V_{CC}$ ,  $V_{in} = GND$  to  $V_{CC}$ ,  $T_A = 25$ °C. This parameter is guaranteed but not tested.



## **Switching Waveforms**

Figure 5. Read Cycle No. 1 (Either Port Address Access)  $^{[29,\ 30,\ 31]}$ 




Figure 6. Read Cycle No. 2 (Either Port  $\overline{\text{CE}/\text{OE}}$  Access)[29, 32, 33]





Figure 7. Read Cycle No. 3 (Either Port)  $^{[29,\ 31,\ 32,\ 33]}$ 



- 29. R/W is HIGH for read cycles.
  30. <u>Device</u> is continuously selected  $\overline{CE} = V_{\parallel L}$  and  $\overline{UB}$  or  $\overline{LB} = V_{\parallel L}$ . This waveform cannot be used for semaphore reads.
  31.  $\overline{OE} = V_{\parallel L}$ .

- 32. Address valid prior to or coincident with  $\overline{\text{CE}}$  transition LOW.

  33. To access RAM,  $\overline{\text{CE}} = \text{V}_{\text{IL}}$ ,  $\overline{\text{UB}}$  or  $\overline{\text{LB}} = \text{V}_{\text{IL}}$ ,  $\overline{\text{SEM}} = \text{V}_{\text{IH}}$ . To access semaphore,  $\overline{\text{CE}} = \text{V}_{\text{IH}}$ ,  $\overline{\text{SEM}} = \text{V}_{\text{IL}}$ .



Figure 8. Write Cycle No. 1:  $R/\overline{W}$  Controlled Timing<sup>[34, 35, 36, 37]</sup>





Figure 9. Write Cycle No. 2: CE Controlled Timing[34, 35, 36, 42]



- 34.  $R/\overline{W}$  or  $\overline{CE}$  must be HIGH during all address transitions.
- 35. A write occurs during the overlap (I<sub>SCE</sub> or I<sub>PWE</sub>) of a LOW CE or SEM and a LOW UB or LB.

  36. t<sub>HA</sub> is measured from the <u>e</u>arlier of CE or RW or (SEM or RW) going HIGH at the end of write cycle.
- 37. If OE is LOW during a RIW controlled write cycle, the write pulse width must be the larger of t<sub>PWE</sub> or (t<sub>HZWE</sub> + t<sub>SD</sub>) to enable the IO drivers to turn off and data to be placed on the bus for the required t<sub>SD</sub>. If OE is HIGH during an RIW controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t<sub>PWE</sub>.
  38. To access RAM, CE = V<sub>II</sub>, SEM = V<sub>IH</sub>.
  39. To access upper byte, CE = V<sub>II</sub>, UB = V<sub>II</sub>, SEM = V<sub>IH</sub>.
  To access lower byte, CE = V<sub>II</sub>, JB = V<sub>II</sub>, SEM = V<sub>IH</sub>.
  40. Transition is measured ±500 mV from steady state with a 5 pF load (including scope and jig). This parameter is sampled and not 100 percent tested.
  41. During this period.
  42. During this period the IO circle are in the output of the IO circle are in t

- 41. During this period, the IO pins are in the output state, and input signals must not be applied.
- 42. If the CE or SEM LOW transition occurs simultaneously with or after the RIW LOW transition, the outputs remain in the high impedance state.



Figure 10. Semaphore Read After Write Timing, Either Side<sup>[43]</sup>





Figure 11. Timing Diagram of Semaphore Contention  $^{[44,\ 45,\ 46]}$ 



- 43. CE = HIGH for the duration of the above timing (both write and read cycle).

  44. IO<sub>0R</sub> = IO<sub>0L</sub> = LOW (request semaphore); CE<sub>R</sub> = CE<sub>L</sub> = HIGH.

  45. Semaphores are reset (available to both ports) at cycle start.

  46. If t<sub>SPS</sub> is violated, the semaphore is definitely obtained by one side or the other, but which side gets the semaphore is unpredictable.



Figure 12. Timing Diagram of Read with BUSY (M/S=HIGH)[47]





Figure 13. Write Timing with Busy Input (M/S=LOW)



Note 47.  $\overline{CE}_L = \overline{CE}_R = LOW$ .



Figure 14. Busy Timing Diagram No.1 (CE Arbitration)[48]






Figure 15. Busy Timing Diagram No.2 (Address Arbitration)<sup>[48]</sup>

#### Left Address Valid First:




#### **Right Address Valid First:**



Note

48. If t<sub>PS</sub> is violated, the busy signal is asserted on one side or the other, but there is no guarantee to which side BUSY is asserted.





#### Notes

49.  $t_{HA}$  depends on which enable pin  $(\overline{CE}_L \text{ or } \overline{R/W}_L)$  is deasserted first. 50.  $t_{INS}$  or  $t_{INR}$  depends on which enable pin  $(\overline{CE}_L \text{ or } R/\overline{W}_L)$  is asserted last.



## **Ordering Information**

## 4K x16 3.3V Asynchronous Dual-Port SRAM

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
15	CY7C024BV-15AXI	51-85048	100-Pin Pb-Free Thin Quad Flat Pack	Industrial
20	CY7C024AV-20AXC	51-85048	100-Pin Pb-Free Thin Quad Flat Pack	Commercial
	CY7C024AV-20AXI	51-85048	100-Pin Pb-Free Thin Quad Flat Pack	Industrial
25	CY7C024AV-25AXC	51-85048	100-Pin Pb-Free Thin Quad Flat Pack	Commercial
	CY7C024AV-25AXI	51-85048	100-Pin Pb-Free Thin Quad Flat Pack	Industrial


### 8K x16 3.3V Asynchronous Dual-Port SRAM

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
20	CY7C025AV-20AXC	51-85048	100-Pin Pb-Free Thin Quad Flat Pack	Commercial
25	CY7C025AV-25AXC	51-85048	100-Pin Pb-Free Thin Quad Flat Pack	Commercial
	CY7C025AV-25AXI	51-85048	100-Pin Pb-Free Thin Quad Flat Pack	Industrial

## 16K x16 3.3V Asynchronous Dual-Port SRAM

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
20	CY7C026AV-20AXC	51-85048	100-Pin Pb-Free Thin Quad Flat Pack	Commercial
25	CY7C026AV-25AC	51-85048	100-Pin Thin Quad Flat Pack	Commercial
	CY7C026AV-25AXC	51-85048	100-Pin Pb-Free Thin Quad Flat Pack	
	CY7C026AV-25AI	51-85048	100-Pin Thin Quad Flat Pack	Industrial
	CY7C026AV-25AXI	51-85048	100-Pin Pb-Free Thin Quad Flat Pack	


### **Ordering Code Definitions**





## **Package Diagram**

Figure 17. 100-Pin Pb-Free Thin Plastic Quad Flat Pack (TQFP) A100



51-85048 \*E



## **Document History Page**

Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
**	110204	SZV	11/11/01	Change from Spec number: 38-00838 to 38-06052
*A	122302	RBI	12/27/02	Power up requirements added to Maximum Ratings Information
*B	128958	JFU	9/03/03	Added CY7C025AV-25AI to Ordering Information
*C	237622	YDT	See ECN	Removed cross information from features section
*D	241968	WWZ	See ECN	Added CY7C024AV-25AI to Ordering Information
*E	276451	SPN	See ECN	Corrected x18 for 026AV to x16
*F	279452	RUY	See ECN	Added Pb-free packaging information Corrected pin A113L to A13L on CY7C026AV pin list Added minimum V <sub>IL</sub> of 0.3V and note 16
*G	373580	RUY	See ECN	Corrected CY7C024AC-25AXC to CY7C024AV-25AXC in Ordering Information
*H	380476	PCX	See ECN	Added to Part Ordering information: CY7C024AV-15AI, CY7C024AV-15AXI, CY7C024AV-20AI, CY7C024AV-20AXI, CY7C025AV-20AXI, CY7C026AV-20AXI
*	2543577	NXR/AESA	07/25/08	Updated note number 33 on page 12 from "R/W must be HIGH during all address transitions" to "R/W or CE must be HIGH during all address transitions
*J	2623540	VKN/PYRS	12/17/08	Added CY7C024BV part
*K	2896038	RAME	03/19/10	Removed inactive parts from ordering information table Updated package diagram
*L	3110406	ADMU	12/14/2010	Added Ordering Code Definitions.
*M	3210221	ADMU	03/30/2011	Updated Package Diagram from *D to *E Part CY7C025AV-25AC from Ordering Information table.



## CY7C024AV/024BV/025AV/026AV CY7C0241AV/0251AV/036AV

## Sales, Solutions, and Legal Information

#### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.

#### **Products**

Automotive cypress.com/go/automotive Clocks & Buffers cypress.com/go/clocks Interface cypress.com/go/interface cypress.com/go/powerpsoc

cypress.com/go/plc
Memory cypress.com/go/memory
Optical & Image Sensing cypress.com/go/image
PSoC cypress.com/go/psoc
Touch Sensing cypress.com/go/touch
USB Controllers cypress.com/go/USB
Wireless/RF cypress.com/go/wireless

#### **PSoC Solutions**

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2001-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document #: 38-06052 Rev. \*M

Revised March 30, 2011

Page 20 of 20

All products and company names mentioned in this document may be the trademarks of their respective holders.