## 8K x 8/9 Dual-Port Static RAM with SEM, INT, BUSY

## Features

- True dual-ported memory cells that enable simultaneous reads of the same memory location
■ 8K x 8 organization (CY7C144)
■ 8K x 9 organization (CY7C145)
■ 0.65 -micron complementary metal oxide semiconductor (CMOS) for optimum speed and power

■ High speed access: 15 ns

- Low operating power: $\mathrm{I}_{\mathrm{CC}}=160 \mathrm{~mA}$ (max.)

■ Fully asynchronous operation

- Automatic power-down

■ Transistion transistor logic (TTL) compatible
■ Master/Slave select pin enables bus width expansion to 16/18 bits or more

■ Busy arbitration scheme provided

- Semaphores included to permit software handshaking between ports
■ INT flag for port-to-port communication
■ Available in 68-pin plastic leaded chip carrier (PLCC), 64-pin and 80-pin thin quad plastic flatpack (TQFP)


## Functional Description

The CY7C144 and CY7C145 are high speed CMOS $8 \mathrm{~K} \times 8$ and $8 \mathrm{~K} \times 9$ dual-port static RAMs. Various arbitration schemes are included on the CY7C144/5 to handle situations when multiple processors access the same piece of data. Two ports are provided permitting independent, asynchronous access for reads and writes to any location in memory. The CY7C144/5 can be used as a standalone 64/72-Kbit dual-port static RAM or multiple devices can be combined in order to function as a 16/18-bit or wider master/slave dual-port static RAM. An M/S pin is provided for implementing $16 / 18$-bit or wider memory applications without the need for separate master and slave devices or additional discrete logic. Application areas include interprocessor/multiprocessor designs, communications status buffering, and dual-port video/graphics memory.
Each port has independent control pins: chip enable ( $\overline{\mathrm{CE}})$, read or write enable (R/W), and output enable (OE). Two flags, BUSY and $\overline{\mathrm{INT}}$, are provided on each port. $\overline{\mathrm{BUSY}}$ signals that the port is trying to access the same location currently being accessed by the other port. The interrupt flag (INT) permits communication between ports or systems by means of a mail box. The semaphores are used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphore logic is comprised of eight shared latches. Only one side can control the latch (semaphore) at any time. Control of a semaphore indicates that a shared resource is in use. An automatic power down feature is controlled independently on each port by a chip enable $(\overline{\mathrm{CE}})$ pin or $\overline{\text { SEM }}$ pin.

■ Pb-free packages available

## Logic Block Diagram



## Notes

1. $\overline{\mathrm{BUSY}}$ is an output in master mode and an input in slave mode.
2. Interrupt: push-pull output and requires no pull-up resistor.

## Contents

Pin Configuration ..... 3
Architecture ..... 5
Functional Description ..... 5
Write Operation ..... 5
Read Operation ..... 5
Interrupts ..... 5
Busy ..... 5
Master/Slave ..... 5
Semaphore Operation ..... 5
Maximum Ratings ..... 7
Operating Range ..... 7
Electrical Characteristics ..... 7
Electrical Characteristics .....
Capacitance ..... 8
Switching Characteristics ..... 9
Switching Waveforms ..... 11
Ordering Information ..... 18
Ordering Code Definitions ..... 18
Package Diagrams ..... 19
Acronyms ..... 21
Document Conventions ..... 21
Units of Measure ..... 21
Document History Page ..... 22
Sales, Solutions and Legal Information ..... 23
Worldwide Sales and Design Support ..... 23
Products ..... 23
PSoC Solutions ..... 23

## Pin Configuration

Figure 1. 68-Pin PLCC (Top View)


Figure 2. 64-Pin TQFP (Top View)


Figure 3. 80-Pin TQFP (Top View)


CY7C144 CY7C145

Table 1. Selection Guide

| Description | 7C144-15 <br> 7C145-15 | 7C144-25 | 7C144-55 | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Maximum Access Time | 15 | 25 | 55 | ns |
| Maximum Operating Current | 220 | 180 | 160 | mA |
| Maximum Standby Current for ISB1 | 60 | 40 | 30 | mA |

Table 2. Pin Definitions

| Left Port | Right Port | Description |
| :---: | :---: | :---: |
| I/O ${ }_{0 L-7 \mathrm{~L}(8 \mathrm{~L})}$ | I/O $\mathrm{O}_{0 \mathrm{R}-7 \mathrm{R} \text { (8R) }}$ | Data bus input/output |
| $\mathrm{A}_{0 \mathrm{~L}-12 \mathrm{~L}}$ | $\mathrm{A}_{\text {OR-12R }}$ | Address lines |
| $\overline{\mathrm{CE}}_{\mathrm{L}}$ | $\overline{\mathrm{CE}}_{\mathrm{R}}$ | Chip enable |
| $\overline{\mathrm{OE}}_{\mathrm{L}}$ | $\overline{\mathrm{OE}}_{\mathrm{R}}$ | Output enable |
| $\mathrm{R} / \bar{W}_{\mathrm{L}}$ | $\mathrm{R} / \bar{W}_{\mathrm{R}}$ | Read/Write enable |
| $\overline{\mathrm{SEM}}_{\mathrm{L}}$ | $\overline{\mathrm{SEM}}_{\mathrm{R}}$ | Semaphore enable. When asserted LOW, allows access to eight semaphores. The three least significant bits of the address lines will determine which semaphore to write or read. The $\mathrm{I} / \mathrm{O}_{0}$ pin is used when writing to a semaphore. Semaphores are requested by writing a 0 into the respective location. |
| $\overline{\mathrm{INT}}_{\mathrm{L}}$ | $\overline{\mathrm{INT}}_{\mathrm{R}}$ | Interrupt Flag. $\overline{\mathrm{NT}}_{\mathrm{L}}$ is set when right port writes location 1FFE and is cleared when left port reads location $1 F F E . \mathbb{N T}_{\mathrm{R}}$ is set when left port writes location 1FFF and is cleared when right port reads location 1FFF. |
| $\overline{\overline{B U S Y}}_{\text {L }}$ | $\overline{\mathrm{BUSY}}_{\mathrm{R}}$ | Busy flag |
| M/ $\bar{S}$ |  | Master or Slave select |
| $\mathrm{V}_{\mathrm{CC}}$ |  | Power |
| GND |  | Ground |

## Architecture

The CY7C144/5 consists of a an array of 8 K words of $8 / 9$ bits each of dual-port RAM cells, I/O and address lines, and control signals ( $\overline{C E}, \overline{O E}, R / \bar{W})$. These control pins permit independent access for reads or writes to any location in memory. To handle simultaneous writes or reads to the same location, a BUSY pin is provided on each port. Two interrupt (INT) pins can be used for port-to-port communication. Two semaphore (SEM) control pins are used for allocating shared resources. With the $M / \bar{S}$ pin, the CY7C144/5 can function as a Master (BUSY pins are outputs) or as a slave (BUSY pins are inputs). The CY7C144/5 has an automatic power down feature controlled by $\overline{\mathrm{CE}}$. Each port is provided with its own output enable control (OE), which allows data to be read from the device.

## Functional Description

## Write Operation

Data must be set up for a duration of $t_{\text {SD }}$ before the rising edge of $\mathrm{R} / \overline{\mathrm{W}}$ to guarantee a valid write. A write operation is controlled by either the $\overline{\mathrm{OE}}$ pin (see Figure 8 on page 12) or the $R / \overline{\mathrm{W}}$ pin (see Write Cycle No. 2 waveform). Data can be written to the device $\mathrm{t}_{\text {HZOE }}$ after the $\overline{\mathrm{OE}}$ is deasserted or $\mathrm{t}_{\text {HZWE }}$ after the falling edge of R/W. Required inputs for non-contention operations are summarized in Table 3
If a location is being written to by one port and the opposite port attempts to read that location, a port-to-port flowthrough delay must be met before the data is read on the output; otherwise the data read is not deterministic. Data will be valid on the port $t_{D D D}$ after the data is presented on the other port.

## Read Operation

When reading the device, the user must assert both the $\overline{\mathrm{OE}}$ and $\overline{\mathrm{CE}}$ pins. Data will be available $\mathrm{t}_{\mathrm{ACE}}$ after $\overline{\mathrm{CE}}$ or $\mathrm{t}_{\text {DOE }}$ after $\overline{\mathrm{OE}}$ are asserted. If the user of the CY7C144/5 wishes to access a semaphore flag, then the $\overline{\text { SEM }}$ pin must be asserted instead of the CE pin.

## Interrupts

The interrupt flag ( $\overline{\mathrm{INT}}$ ) permits communications between ports.When the left port writes to location 1FFF, the right port's interrupt flag $\left(\overline{\mathrm{NT}}_{\mathrm{R}}\right)$ is set. This flag is cleared when the right port reads that same location. Setting the left port's interrupt flag ( $\mathrm{INT}_{\mathrm{L}}$ ) is accomplished when the right port writes to location 1FFE. This flag is cleared when the left port reads location 1FFE. The message at 1 FFF or 1 FFE is user-defined. See Table 4 for input requirements for $\overline{\mathrm{INT}} \overline{\mathrm{INT}}_{\mathrm{R}}$ and $\overline{\mathrm{INT}}_{\mathrm{L}}$ are push-pull outputs and do not require pull-up resistors to operate.

## Busy

The CY7C144/5 provides on-chip arbitration to alleviate simultaneous memory location access (contention). If both ports' CEs are asserted and an address match occurs within $t_{P S}$ of each other the Busy logic determines which port has access. If $t_{P S}$ is violated, one port will definitely gain permission to the location, but it is not guaranteed which one. BUSY will be asserted $t_{B L A}$ after an address match or $t_{B L C}$ after CE is taken LOW. $\overline{B U S Y}_{L}$ and $\overline{B U S Y}_{R}$ in master mode are push-pull outputs and do not require pull-up resistors to operate.

## Master/Slave

An $M / \bar{S}$ pin is provided in order to expand the word width by configuring the device as either a master or a slave. The BUSY output of the master is connected to the BUSY input of the slave. This enables the device to interface to a master device with no external components. Writing of slave devices must be delayed until after the $\overline{B U S Y}$ input has settled. Otherwise, the slave chip may begin a write cycle during a contention situation. When presented a HIGH input, the M/S pin allows the device to be used as a master and therefore the BUSY line is an output. BUSY can then be used to send the arbitration outcome to a slave.

## Semaphore Operation

The CY7C144/5 provides eight semaphore latches which are separate from the dual-port memory locations. Semaphores are used to reserve resources that are shared between the two ports. The state of the semaphore indicates that a resource is in use. For example, if the left port wants to request a given resource, it sets a latch by writing a 0 to a semaphore location. The left port then verifies its success in setting the latch by reading it. After writing to the semaphore, $\overline{\mathrm{SEM}}$ or $\overline{\mathrm{OE}}$ must be deasserted for $t_{\text {SOP }}$ before attempting to read the semaphore. The semaphore value is available $\mathrm{t}_{\text {SWRD }}+\mathrm{t}_{\text {DOE }}$ after the rising edge of the semaphore write. If the left port was successful (reads a 0), it assumes control over the shared resource, otherwise (reads a 1) it assumes the right port has control and continues to poll the semaphore. When the right side has relinquished control of the semaphore (by writing a 1 ), the left side will succeed in gaining control of the semaphore. If the left side no longer requires the semaphore, a 1 is written to cancel its request.
Semaphores are accessed by asserting $\overline{\text { SEM }}$ LOW. The $\overline{\text { SEM }}$ pin functions as a chip enable for the semaphore latches (CE must remain HIGH during SEM LOW). A $A_{0-2}$ represents the semaphore address. $\overline{O E}$ and $R / \bar{W}$ are used in the same manner as a normal memory access. When writing or reading a semaphore, the other address pins have no effect.

When writing to the semaphore, only $\mathrm{I} / \mathrm{O}_{0}$ is used. If a 0 is written to the left port of an unused semaphore, a 1 appears at the same semaphore address on the right port. That semaphore can now only be modified by the side showing 0 (the left port in this case). If the left port now relinquishes control by writing a 1 to the semaphore, the semaphore will be set to 1 for both sides. However, if the right port had requested the semaphore (written a 0 ) while the left port had control, the right port would immediately own the semaphore as soon as the left port released it. Table 5 shows sample semaphore operations.
When reading a semaphore, all eight/nine data lines output the semaphore value. The read value is latched in an output register to prevent the semaphore from changing state during a write from the other port. If both ports attempt to access the semaphore within tsPS of each other, the semaphore is definitely obtained by one side or the other, but there is no guarantee which side controls the semaphore.
Initialization of the semaphore is not automatic and must be reset during initialization program at power-up. All Semaphores on both sides should have a one written into them at initialization from both sides to assure that they are free when needed.

Table 3. Non-Contending Read/Write

| Inputs |  |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :--- | :--- |
| Operation |  |  |  |  |  |
|  | $\mathbf{R} / \overline{\mathbf{W}}$ | $\overline{\mathbf{O E}}$ | $\overline{\mathbf{S E M}}$ | $\mathbf{I / \mathbf { O } _ { \mathbf { 0 } - 7 / 8 }}$ |  |
| H | X | X | H | High Z | Power-down |
| H | H | L | L | Data out | Read data in semaphore |
| X | X | H | X | High Z | I/O lines disabled |
| H | - | X | L | Data in | Write to semaphore |
| L | H | L | H | Data out | Read |
| L | L | X | H | Data in | Write |
| L | X | X | L |  | Illegal condition |

Table 4. Interrupt Operation Example (assumes $\overline{\mathrm{BUSY}}_{\mathrm{L}}=\overline{\mathrm{BUSY}}_{\mathrm{R}}=\mathrm{HIGH}$ )

| Function | Left Port |  |  |  |  | Right Port |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | R/W | $\overline{C E}$ | $\overline{\mathrm{OE}}$ | $\mathrm{A}_{0-12}$ | INT | R/W | $\overline{C E}$ | $\overline{\mathrm{OE}}$ | $\mathrm{A}_{0-12}$ | INT |
| Set left INT | X | X | X | X | L | L | L | X | 1FFE | X |
| Reset left INT | X | L | L | 1FFE | H | X | L | L | X | X |
| Set right INT | L | L | X | 1FFF | X | X | X | X | X | L |
| Reset right $\overline{\mathrm{NT}}$ | X | X | X | X | X | X | L | L | 1FFF | H |

Table 5. Semaphore Operation Example

| Function | $\mathbf{I / O}_{\mathbf{0} \mathbf{- 7 / 8}}$ Left | $\mathbf{I / \mathbf { O } _ { \mathbf { 0 } - 7 / \mathbf { } } \text { Right }}$ |  |
| :--- | :---: | :---: | :--- |
| No action | 1 | 1 | Semaphore free |
| Left port writes semaphore | 0 | 1 | Left port obtains semaphore |
| Right port writes 0 to semaphore | 0 | 1 | Right side is denied access |
| Left port writes 1 to semaphore | 1 | 0 | Right port is granted access to semaphore |
| Left port writes 0 to semaphore | 1 | 0 | No change. Left port is denied access |
| Right port writes 1 to semaphore | 0 | 1 | Left port obtains semaphore |
| Left port writes 1 to semaphore | 1 | 1 | No port accessing semaphore address |
| Right port writes 0 to semaphore | 1 | 0 | Right port obtains semaphore |
| Right port writes 1 to semaphore | 1 | 1 | No port accessing semaphore |
| Left port writes 0 to semaphore | 0 | 1 | Left port obtains semaphore |
| Left port writes 1 to semaphore | 1 | 1 | No port accessing semaphore |

## Maximum Ratings

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested. ${ }^{[3]}$

Storage temperature $\qquad$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient temperature with power applied $\qquad$ .$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply voltage to ground potential -0.5 V to +7.0 V
DC voltage applied to outputs in High Z state $\qquad$ . -0.5 V to +7.0 V
DC input voltage ${ }^{[4]}$
-0.5 V to +7.0 V

Output current into outputs (LOW) .............................. 20 mA Static discharge voltage........................................... >2001 V (per MIL-STD-883, Method 3015) Latch-up current
>200 mA
Operating Range

| Range | Ambient <br> Temperature | V $_{\text {CC }}$ |
| :--- | :---: | :---: |$|$| $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| :--- | :--- |
| Commercial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Industrial | $5 \mathrm{~V} \pm 10 \%$ |

## Electrical Characteristics

Over the Operating Range

| Parameter | Description | Test Conditions |  | $\begin{aligned} & \text { 7C144-15 } \\ & \text { 7C145-15 } \end{aligned}$ |  | 7C144-25 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max | Min | Max |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ |  | 2.4 | - | 2.4 | - | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OL}}=4.0 \mathrm{~mA}$ |  | - | 0.4 | - | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH voltage |  |  | 2.2 | - | 2.2 | - | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW voltage |  |  | - | 0.8 | - | 0.8 | V |
| $\mathrm{I}_{\mathrm{IX}}$ | Input leakage current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ |  | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output leakage current | Outputs disabled, GND $\leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$ |  | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| ICC | Operating current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA}$ <br> Outputs disabled | Commercial | - | 220 | - | 180 | mA |
|  |  |  | Industrial | - | - | - | 190 |  |
| ${ }^{\text {SB1 }}$ | Standby current (Both ports TTL levels) | $\begin{aligned} & \overline{C E}_{L} \text { and } \overline{\mathrm{CE}}_{\mathrm{R}} \geq \mathrm{V}_{\mathrm{IH}}, \\ & \mathrm{f}=\mathrm{f}_{\mathrm{MAX}} \text {, } \end{aligned}$ | Commercial | - | 60 | - | 40 | mA |
|  |  |  | Industrial | - | - | - | 50 |  |
| $\mathrm{I}_{\text {SB2 }}$ | Standby current (One port TTL level) | $\begin{aligned} & \overline{\mathrm{CE}}_{\mathrm{L}} \text { or } \overline{\mathrm{CE}}_{\mathrm{R}} \geq \mathrm{V}_{\mathrm{IH}}, \\ & \mathrm{f}=\mathrm{f}_{\mathrm{MAX}}, \end{aligned}$ | Commercial | - | 130 | - | 110 | mA |
|  |  |  | Industrial | - | - | - | 120 |  |
| $\mathrm{I}_{\text {SB3 }}$ | Standby current (Both ports CMOS levels) | $\begin{aligned} & \frac{\text { Both ports }}{\mathrm{CE} \text { and } \mathrm{CE}_{R} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V},} \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \\ & \text { or } \mathrm{V}_{\mathrm{IN}} \leq 0.2 \mathrm{~V}, \mathrm{f}=0[5] \end{aligned}$ | Commercial | - | 15 | - | 15 | mA |
|  |  |  | Industrial | - | - | - | 30 |  |
| $\mathrm{I}_{\text {SB4 }}$ | Standby current (One port CMOS level) | $\begin{aligned} & \text { One port } \\ & \mathrm{CE}_{\mathrm{L}} \text { or } \overline{C E}_{\mathrm{R}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \text {, } \\ & \mathrm{V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \text { or } \\ & \mathrm{V}_{\mathrm{IN}} \leq 0.2 \mathrm{~V}, \text { Active } \\ & \text { Port outputs, } \mathrm{f}=\mathrm{f}_{\mathrm{MAX}}{ }^{[5]} \end{aligned}$ | Commercial | - | 125 | - | 100 | mA |
|  |  |  | Industrial | - | - | - | 115 |  |

## Notes

3. The Voltage on any input or I/O pin cannot exceed the power pin during power-up.
4. Pulse width $<20 \mathrm{~ns}$.
5. $f_{M A X}=1 / t_{R C}=$ All inputs cycling at $f=1 / t_{R C}$ (except output enable). $f=0$ means no address or control lines change. This applies only to inputs at CMOS level standby $l_{\text {SB3 }}$

CY7C144 CY7C145

## Electrical Characteristics

Over the Operating Range (continued)

| Parameter | Description | Test Conditions |  | 7C144-55 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ |  | 2.4 | - | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OL}}=4.0 \mathrm{~mA}$ |  | - | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH voltage |  |  | 2.2 | - | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW voltage |  |  | - | 0.8 | V |
| $\mathrm{I}_{\mathrm{IX}}$ | Input leakage vurrent | $\mathrm{GND} \leq \mathrm{V}_{1} \leq \mathrm{V}_{\mathrm{CC}}$ |  | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{l}_{\mathrm{Oz}}$ | Output leakage current | Outputs disabled, GND $\leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$ |  | -10 | +10 | $\mu \mathrm{A}$ |
| ${ }^{\text {ICC }}$ | Operating current | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}=\mathrm{Max} ., \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA} \\ & \text { Outputs disabled } \end{aligned}$ | Commercial | - | 160 | mA |
|  |  |  | Industrial | - | 180 |  |
| $\mathrm{I}_{\text {SB1 }}$ | Standby current (Both ports TTL levels) | $\begin{aligned} & \overline{C E}_{L} \text { and } \overline{C E}_{R} \geq V_{I H}, \\ & f=f_{M A X} \text { [6] } \end{aligned}$ | Commercial | - | 30 | mA |
|  |  |  | Industrial | - | 40 |  |
| ${ }^{\text {SB2 }}$ | Standby current (One port TTL level) | $\begin{aligned} & \overline{\mathrm{CE}}_{\mathrm{L}} \text { or } \overline{\mathrm{CE}}_{\mathrm{K}} \geq \mathrm{V}_{\mathrm{IH}}, \\ & \mathrm{f}=\mathrm{f}_{\mathrm{MAX}} \mathrm{FB]} \end{aligned}$ | Commercial | - | 100 | mA |
|  |  |  | Industrial | - | 110 |  |
| $\mathrm{I}_{\text {SB3 }}$ | Standby current (Both ports CMOS levels) | $\begin{array}{\|l} \hline \text { Both ports } \\ \hline C E \text { and } \\ \mathrm{CE}_{\mathrm{IN}} \geq \mathrm{V}_{C C}-0.2 \mathrm{~V}, \\ \mathrm{~V}_{\mathrm{CC}}-0.2 \mathrm{~V} \text { or } \mathrm{V}_{\text {IN }} \leq 0.2 \mathrm{~V}, \mathrm{f}=0^{[6]} \\ \hline \end{array}$ | Commercial | - | 15 | mA- |
|  |  |  | Industrial | - | 30 |  |
| $\mathrm{I}_{\text {SB4 }}$ | Standby current (One port CMOS level) | $\begin{aligned} & \text { One port } \\ & \mathrm{CE}_{\mathrm{L}} \text { or } \overline{C E}_{R} \geq \mathrm{V}_{C C}-0.2 \mathrm{~V}, \\ & \mathrm{~V}_{I N} \geq \mathrm{V}_{C C}-0.2 \mathrm{~V} \text { or } \\ & \mathrm{V}_{I N} \leq 0.2 \mathrm{~V} \text {, Active Port outputs, } \mathrm{f}=\mathrm{f}_{\mathrm{MAX}}{ }^{[6]} \end{aligned}$ | Commercial | - | 90 | $\mathrm{mA}$ |
|  |  |  | Industrial | - | 100 |  |

## Capacitance

Tested initially and after any design or process changes that may affect these parameters.

| Parameter | Description | Test Conditions | Max | Unit |
| :--- | :--- | :--- | :--- | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 10 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 15 | pF |

Figure 4. AC Test Loads and Waveforms

(a) Normal Load (Load1)

(b) Thévenin Equivalent (Load 1)

All Input Pulses


(c) Three-State Delay (Load 3)


Load (Load 2)

Note
6. $f_{M A X}=1 / t_{R C}=$ All inputs cycling at $f=1 / t_{R C}$ (except output enable). $f=0$ means no address or control lines change. This applies only to inputs at CMOS level standby $I_{\text {SB3 }}$

## Switching Characteristics

Over the Operating Range ${ }^{[7]}$

| Parameter | Description | $\begin{aligned} & \text { 7C144-15 } \\ & \text { 7C145-15 } \end{aligned}$ |  | 7C144-25 |  | 7C144-55 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max |  |
| Read Cycle |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read cycle time | 15 | - | 25 | - | 55 | - | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to data valid | - | 15 | - | 25 | - | 55 | ns |
| $\mathrm{t}_{\text {OHA }}$ | Output hold from address change | 3 | - | 3 | - | 3 | - | ns |
| $\mathrm{t}_{\text {ACE }}$ | $\overline{\text { CE }}$ LOW to data valid | - | 15 | - | 25 | - | 55 | ns |
| $\mathrm{t}_{\text {DOE }}$ | $\overline{\text { OE LOW to data valid }}$ | - | 10 | - | 15 | - | 25 | ns |
| $\mathrm{t}_{\text {LZOE }}{ }^{[8,9,10]}$ | $\overline{\mathrm{OE}}$ Low to Low Z | 3 | - | 3 | - | 3 | - | ns |
| $\mathrm{t}_{\text {HZOE }}{ }^{[8,9,10]}$ | $\overline{\text { OE }}$ HIGH to High Z | - | 10 | - | 15 | - | 25 | ns |
| $\mathrm{t}_{\text {LZCE }}{ }^{[8,9,10]}$ | $\overline{\mathrm{CE}}$ LOW to Low Z | 3 | - | 3 | - | 3 | - | ns |
| $\mathrm{t}_{\text {HZCE }}{ }^{[8,9,10]}$ | $\overline{\text { CE }}$ HIGH to High Z | - | 10 | - | 15 | - | 25 | ns |
| $\mathrm{t}_{\mathrm{PU}}{ }^{[10]}$ | $\overline{\text { CE }}$ LOW to power-up | 0 | - | 0 | - | 0 | - | ns |
| $\mathrm{t}_{\mathrm{PD}}{ }^{[10]}$ | $\overline{\mathrm{CE}}$ HIGH to power-down | - | 15 | - | 25 | - | 55 | ns |
| Write Cycle |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {wc }}$ | Write cycle time | 15 | - | 25 | - | 55 | - | ns |
| $\mathrm{t}_{\text {SCE }}$ | $\overline{\text { CE }}$ LOW to write end | 12 | - | 20 | - | 45 | - | ns |
| $\mathrm{t}_{\text {AW }}$ | Address set-up to write end | 12 | - | 20 | - | 45 | - | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address hold from write end | 2 | - | 2 | - | 2 | - | ns |
| $\mathrm{t}_{\text {SA }}$ | Address set-up to write start | 0 | - | 0 | - | 0 | - | ns |
| $\mathrm{t}_{\text {PWE }}$ | Write pulse width | 12 | - | 20 | - | 40 | - | ns |
| $\mathrm{t}_{\text {SD }}$ | Data set-up to write end | 10 | - | 15 | - | 25 | - | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data hold from write end | 0 | - | 0 | - | 0 | - | ns |
| $\mathrm{t}_{\text {HZWE }}{ }^{[9,10]}$ | R//W LOW to High Z | - | 10 | - | 15 | - | 25 | ns |
| $\mathrm{t}_{\text {LZWE }}{ }^{[9,10]}$ | R//W HIGH to Low Z | 3 | - | 3 | - | 3 | - | ns |
| $\mathrm{t}_{\text {WDD }}{ }^{[11]}$ | Write pulse to data delay | - | 30 | - | 50 | - | 70 | ns |
| $\mathrm{t}_{\text {DDD }}{ }^{\text {[11] }}$ | Write data valid to read data valid | - | 25 | - | 30 | - | 40 | ns |

[^0]CY7C144 CY7C145

Switching Characteristics (continued)
Over the Operating Range ${ }^{[7]}$

| Parameter | Description | $\begin{aligned} & \text { 7C144-15 } \\ & \text { 7C145-15 } \end{aligned}$ |  | 7C144-25 |  | 7C144-55 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max |  |
| Busy Timing ${ }^{[12]}$ |  |  |  |  |  |  |  |  |
| tbla | $\overline{\text { BUSY }}$ LOW from address match | - | 15 | - | 20 | - | 30 | ns |
| $\mathrm{t}_{\text {BHA }}$ | $\overline{\text { BUSY }}$ HIGH from address mismatch | - | 15 | - | 20 | - | 30 | ns |
| $\mathrm{t}_{\mathrm{BLC}}$ | $\overline{\text { BUSY LOW from } \overline{C E} \text { LOW }}$ | - | 15 | - | 20 | - | 30 | ns |
| $\mathrm{t}_{\mathrm{BHC}}$ | $\overline{\text { BUSY }}$ HIGH from $\overline{\mathrm{CE}}$ HIGH | - | 15 | - | 20 | - | 30 | ns |
| $\mathrm{t}_{\mathrm{PS}}$ | Port set-up for priority | 5 | - | 5 | - | 5 | - | ns |
| ${ }^{\text {t }}$ WB | R/్̄W LOW after BUSY LOW | 0 | - | 0 | - | 0 | - | ns |
| $\mathrm{t}_{\text {WH }}$ | R/W/ HIGH after BUSY HIGH | 13 | - | 20 | - | 30 | - | ns |
| $\mathrm{t}_{\mathrm{BDD}}$ | $\overline{\text { BUSY }}$ HIGH to data valid | - | 15 | - | 25 | - | 55 | ns |
| Interrupt Timing ${ }^{\text {[12] }}$ |  |  |  |  |  |  |  |  |
| tins | $\overline{\text { INT }}$ set time | - | 15 | - | 25 | - | 35 | ns |
| $\mathrm{t}_{\text {INR }}$ | $\overline{\text { INT }}$ reset time | - | 15 | - | 25 | - | 35 | ns |
| Semaphore Timing |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {SOP }}$ | SEM flag update pulse ( $\overline{\mathrm{OE}}$ or $\overline{\text { SEM }}$ ) | 10 | - | 10 | - | 20 | - | ns |
| $\mathrm{t}_{\text {SWRD }}$ | SEM flag write to read time | 5 | - | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\text {SPS }}$ | SEM flag contention window | 5 | - | 5 | - | 5 | - | ns |

## Note

12. Test conditions used are Load 2.

Switching Waveforms
Figure 5. Read Cycle No. 1 (Either Port Address Access) ${ }^{[13,14]}$


Figure 6. Read Cycle No. 2 (Either Port $\overline{\mathrm{CE}} / \overline{\mathrm{OE}}$ Access) ${ }^{[13,15,16]}$


Figure 7. Read Timing with Port-to-Port Delay (M/ $\overline{\mathbf{S}}=\mathrm{L})^{[17,18]}$


[^1]Switching Waveforms (continued)
Figure 8. Write Cycle No. 1: $\overline{\mathrm{OE}}$ Three-State Data I/Os (Either Port) ${ }^{[19, ~ 20, ~ 21] ~}$


Figure 9. Write Cycle No. 2: R/W Three-State Data I/Os (Either Port) $\left.{ }^{[19,} 21,22\right]$


[^2]CY7C144 CY7C145

Switching Waveforms (continued)
Figure 10. Semaphore Read After Write Timing, Either Side ${ }^{[23]}$


Figure 11. Semaphore Contention ${ }^{[24,25,26]}$


[^3]Switching Waveforms (continued)
Figure 12. Read with $\overline{\operatorname{BUSY}}(\mathrm{M} / \mathrm{S}=\mathrm{HIGH})^{[27]}$


Figure 13. Write Timing with Busy Input (M/ $\overline{\mathbf{S}}=\mathrm{LOW}$ )


[^4]Switching Waveforms (continued)
Figure 14. Busy Timing Diagram No. $1\left(\overline{\mathrm{CE}}\right.$ Arbitration) ${ }^{[28]}$

## $\overline{\mathrm{CE}}_{\mathrm{L}}$ Valid First:


$\overline{\mathrm{CE}}_{\mathrm{R}}$ Valid First:


Figure 15. Busy Timing Diagram No. 2 (Address Arbitration) ${ }^{[28]}$
Left Address Valid First:


[^5]Switching Waveforms (continued)
Figure 16. Interrupt Timing Diagrams


Right Side Sets $\overline{\mathrm{INT}}{ }_{\mathrm{L}}$ :


Notes
29. $t_{H A}$ depends on which enable pin ( $\overline{C E}_{L}$ or $\left.R / \bar{W}_{L}\right)$ is deasserted first.
30. $\mathrm{t}_{\mathrm{INS}}$ or $\mathrm{t}_{\mathrm{INR}}$ depends on which enable pin ( $\overline{\mathrm{CE}}_{\mathrm{L}}$ or $\left.\mathrm{R} / \bar{W}_{\mathrm{L}}\right)$ is asserted last.

CY7C144 CY7C145

Figure 17. Typical DC and AC Characteristics


## Ordering Information

## 8 K $\times 8$ Dual-Port SRAM

| Speed (ns) | Ordering Code | Package Diagram | Package Type | Operating Range |
| :---: | :---: | :---: | :---: | :---: |
| 15 | CY7C144-15AXC | 51-85046 | 64-pin Thin Quad Flat Pack (Pb-free) | Commercial |
|  | CY7C144-15JXI | 51-85005 | 68-pin Plastic Leaded Chip Carrier (Pb-free) | Industrial |
|  | CY7C144-15AXI | 51-85046 | 64-pin Thin Quad Flat Pack (Pb-free) |  |
| 25 | CY7C144-25AXC | 51-85046 | 64-pin Thin Quad Flat Pack (Pb-free) | Commercial |
| 55 | CY7C144-55AXC | 51-85046 | 64-pin Thin Quad Flat Pack (Pb-free) | Commercial |
|  | CY7C144-55JXC | 51-85005 | 68-pin Plastic Leaded Chip Carrier (Pb-free) |  |
| $8 \mathrm{~K} \times 9$ Dual-Port SRAM |  |  |  |  |
| 15 | CY7C145-15AXC | 51-85065 | 80-pin Thin Quad Flat Pack (Pb-free) | Commercial |

## Ordering Code Definitions



## Package Diagrams

Figure 18. 64-Pin Thin Plastic Quad Flat Pack ( $14 \times 14 \times 1.4 \mathrm{~mm}$ ), 51-85046


Package Diagrams (continued)
Figure 19. 80-Pin Thin Plastic Quad Flat Pack, 51-85065


51-85065 *C

Figure 20. 68-Pin Plastic Leaded Chip Carrier, 51-85005


dIMENSIDNS IN INCHES $\frac{\text { MIN. }}{\text { MAX. }}$

## Acronyms

| Acronym | Description |
| :--- | :--- |
| CMOS | complementary metal oxide semiconductor |
| TQFP | thin quad plastic flatpack |
| I/O | input/output |
| SRAM | static random access memory |
| PLCC | plastic leaded chip carrier |
| TTL | transistion transistor logic |

## Document Conventions

Units of Measure

| Symbol | Unit of Measure |
| :--- | :--- |
| ns | nano seconds |
| V | Volts |
| $\mu \mathrm{A}$ | micro Amperes |
| mA | milli Amperes |
| $\Omega$ | Ohms |
| mV | milli Volts |
| MHz | Mega Hertz |
| pF | pico Farad |
| W | Watts |
| ${ }^{\circ} \mathrm{C}$ | degree Celcius |

## Document History Page

Document Title: CY7C144, CY7C145 8K x 8/9 Dual-Port Static RAM with Sem, Int, Busy
Document Number: 38-06034

| Rev. | ECN No. | Orig. of Change | Submission Date | Description of Change |
| :---: | :---: | :---: | :---: | :---: |
| ** | 110175 | SZV | 09/29/01 | Change from Spec number: 38-00163 to 38-06034 |
| *A | 122285 | RBI | 12/27/02 | Power up requirements added to Maximum Ratings Information |
| *B | 236752 | YDT | See ECN | Removed cross information from features section, added CY7C144-15AI to ordering information section |
| *C | 393320 | YIM | See ECN | Added Pb-free Logo <br> Added Pb -free parts to ordering information: <br> CY7C144-15AXC, CY7C144-15JXC, CY7C144-15AXI, CY7C144-25AXC, <br> CY7C144-55AXC, CY7C144-55JXC, CY7C145-15AXC, CY7C145-35JXC |
| *D | 2623658 | VKN/PYRS | 12/17/2008 | Added CY7C144-15JXI in the Ordering information table |
| *E | 2699693 | VKN/PYRS | 04/29/2009 | Corrected defective Logic Block diagram, Pinouts and Package diagrams |
| *F | 2896210 | RAME | 03/22/2010 | Updated Ordering Information Updated Package Diagrams |
| *G | 3054633 | ADMU | 10/11/2010 | Updated Ordering Information and added Ordering Code Definitions. |
| *H | 3099184 | ADMU | 12/02/2010 | Removed parts: CY7C144-55AC \& CY7C144-55JC Removed speed bin -35 Updated as per new template Added Acronyms andUnits of Measure table Added Ordering Code Definitions Updated all footnotes as per new template |

## Sales, Solutions and Legal Information

## Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

## Products

| Automotive | cypress.com/go/automotive |
| :--- | ---: |
| Clocks \& Buffers | cypress.com/go/clocks <br> cypress.com/go/interface |
| Interface | cypress.com/go/powerpsoc <br> Lighting \& Power Control <br> cypress.com/go/plc |
| Memory | cypress.com/go/memory |
| Optical \& Image Sensing | cypress.com/go/image |
| PSoC | cypress.com/go/psoc |
| Touch Sensing | cypress.com/go/touch |
| USB Controllers | cypress.com/go/USB |
| Wireless/RF | cypress.com/go/wireless |




 application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.



 the express written permission of Cypress.
 OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not
 a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.


[^0]:    Notes
    7. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OI}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
    8. At any given temperature and voltage condition for any given device, $t_{\text {HZCE }}$ is less than $t_{\text {LZCE }}$ and $t_{\text {HZOE }}$ is less than $t_{\text {Lzoe }}$.
    9. Test conditions used are Load 3.
    10. This parameter is guaranteed but not tested.
    11. For information on part-to-part delay through RAM cells from writing port to reading port, refer to Read timing with port-to-port delay waveform.

[^1]:    Notes
    13. R/W is HIGH for read cycle.
    14. Device is continuously selected $\overline{C E}=$ LOW and $\overline{O E}=L O W$. This waveform cannot be used for semaphore reads.
    15. Address valid prior to or coincident with $\overline{C E}$ transition LOW.
    16. $\overline{\mathrm{CE}}=\mathrm{L}, \overline{\mathrm{SEM}}=\mathrm{H}$ when accessing RAM. $\overline{\mathrm{CE}}=\mathrm{H}, \overline{\mathrm{SEM}}=\mathrm{L}$ when accessing semaphores.
    17. $\overline{B U S Y}=$ HIGH for the writing port.
    18. $\overline{\mathrm{CE}}_{\mathrm{L}}=\overline{\mathrm{CE}}_{\mathrm{R}}=$ LOW .

[^2]:    Notes
    19. The internal write time of the memory is defined by the overlap of $\overline{C E}$ or $\overline{S E M} L O W$ and R/W LOW. Both signals must be LOW to initiate a write, and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
    20. If $\overline{O E}$ is LOW during a R/W controlled write cycle, the write pulse width must be the larger of $t_{\text {PWE }}$ or ( $t_{H Z W E}+t_{S D}$ ) to allow the I/O drivers to turn off and data to be placed on the bus for the required $t_{S D}$. If $O E$ is $H I G H$ during a R/W controlled write cycle (as in this example), this requirement does not apply and the write pulse can be as short as the specified tPWE.
    21. R/W must be HIGH during all address transitions
    22. Data I/O pins enter high impedance when $\overline{\mathrm{OE}}$ is held LOW during write.

[^3]:    Notes
    23. $\overline{\mathrm{CE}}=\mathrm{HIGH}$ for the duration of the above timing (both write and read cycle)
    24. $I / O_{0 R}=I / O_{0 L}=L O W$ (request semaphore); $\overline{C E}_{R}=\overline{C E}_{L}=\mathrm{HIGH}$
    25. Semaphores are reset (available to both ports) at cycle start.
    26. If $\mathrm{t}_{\mathrm{SPS}}$ is violated, the semaphore will definitely be obtained by one side or the other, but there is no guarantee which side will control the semaphore.

[^4]:    Note
    27. $\overline{\mathrm{CE}}_{\mathrm{L}}=\overline{\mathrm{CE}}_{\mathrm{R}}=$ LOW .

[^5]:    Note
    28. If $t_{P S}$ is violated, the busy signal will be asserted on one side or the other, but there is no guarantee on which side $\overline{\mathrm{BUSY}}$ will be asserted.

