

9-Mbit (256 K × 36/512 K × 18) Flow-through SRAM

Features

- Supports 100, 133 MHz bus operations
- Supports 100 MHz bus operations (Automotive)
- 256 K × 36/512 K × 18 common I/O
- 3.3 V – 5% and +10% core power supply (V_{DD})
- 2.5 V or 3.3 V I/O power supply (V_{DDQ})
- Fast clock-to-output times
 - 6.5 ns (133-MHz version)
- Provide high performance 2-1-1 access rate
- User-selectable burst counter supporting Intel® Pentium® interleaved or linear burst sequences
- Separate processor and controller address strobes
- Synchronous self-timed write
- Asynchronous output enable
- Available in Pb-free 100-pin TQFP package, Pb-free and non Pb-free 119-ball BGA package, and 165-ball FPBGA package
- TQFP available with 3-chip enable and 2-chip enable
- IEEE 1149.1 JTAG-compatible boundary scan
- “ZZ” sleep mode option

Functional Description

The CY7C1361C/CY7C1363C^[1] is a 3.3 V, 256 K × 36/512 K × 18 synchronous flow-through SRAMs, respectively designed to interface with high speed microprocessors with minimum glue logic. Maximum access delay from clock rise is 6.5 ns (133 MHz version). A 2-bit on-chip counter captures the first address in a burst and increments the address automatically for the rest of the burst access. All synchronous inputs are gated by registers controlled by a positive-edge-triggered clock input (CLK). The synchronous inputs include all addresses, all data inputs, address-pipelining chip enable (CE_1), depth-expansion chip enables (CE_2 and CE_3 ^[2]), burst control inputs (ADSC, ADSP, and ADV), write enables (BW_x , and BWE), and global write (GW). Asynchronous inputs include the output enable (OE) and the ZZ pin.

The CY7C1361C/CY7C1363C enables either interleaved or linear burst sequences, selected by the MODE input pin. A HIGH selects an interleaved burst sequence, while a LOW selects a linear burst sequence. Burst accesses can be initiated with the processor address_strobe (ADSP) or the cache controller address_strobe (ADSC) inputs. Address advancement is controlled by the address advancement (ADV) input.


Addresses and chip enables are registered at rising edge of clock when either address_strobe processor (ADSP) or address_strobe controller (ADSC) are active. Subsequent burst addresses can be internally generated as controlled by the advance pin (ADV).

The CY7C1361C/CY7C1363C operates from a +3.3 V core power supply while all outputs may operate with either a +2.5 or +3.3 V supply. All inputs and outputs are JEDEC-standard JESD8-5-compatible.


Notes

1. For best-practices recommendations, refer to the Cypress application note *System Design Guidelines* on www.cypress.com.
2. CE_3 is for A version of TQFP (3 Chip Enable Option) and 165 FBGA package only. 119 BGA is offered only in 2 Chip Enable.

Logic Block Diagram – CY7C1361C (256 K × 36)



Logic Block Diagram – CY7C1363C (512 K × 18)



Contents

| | | | |
|--|-----------|--|-----------|
| Selection Guide | 4 | TAP DC Electrical Characteristics and | |
| Pin Configurations | 4 | Operating Conditions | 17 |
| Pin Definitions | 8 | Identification Register Definitions | 17 |
| Functional Overview | 10 | Scan Register Sizes | 18 |
| Single Read Accesses | 10 | Identification Codes | 18 |
| Single Write Accesses Initiated by ADSP | 10 | 119-ball BGA Boundary Scan Order | 19 |
| Single Write Accesses Initiated by ADSC | 10 | 165-ball FBGA Boundary Scan Order | 20 |
| Burst Sequences | 10 | Maximum Ratings | 21 |
| Sleep Mode | 10 | Operating Range | 21 |
| ZZ Mode Electrical Characteristics | 11 | Neutron Soft Error Immunity | 21 |
| Truth Table | 11 | Electrical Characteristics | 21 |
| Partial Truth Table for Read/Write | 12 | Capacitance | 22 |
| Truth Table for Read/Write | 12 | Thermal Resistance | 22 |
| IEEE 1149.1 Serial Boundary Scan (JTAG) | 13 | Switching Characteristics | 23 |
| Disabling the JTAG Feature | 13 | Timing Diagrams | 24 |
| TAP Controller State Diagram | 13 | Ordering Information | 28 |
| Test Access Port (TAP) | 13 | Ordering Code Definitions | 28 |
| TAP Controller Block Diagram | 13 | Package Diagrams | 29 |
| PERFORMING A TAP RESET | 14 | Acronyms | 32 |
| TAP REGISTERS | 14 | Document Conventions | 32 |
| TAP Instruction Set | 14 | Units of Measure | 32 |
| TAP Timing | 15 | Document History Page | 33 |
| TAP AC Switching Characteristics | 16 | Sales, Solutions, and Legal Information | 34 |
| 3.3 V TAP AC Test Conditions | 17 | Worldwide Sales and Design Support | 34 |
| 3.3 V TAP AC Output Load Equivalent | 17 | Products | 34 |
| 2.5 V TAP AC Test Conditions | 17 | PSoC Solutions | 34 |
| 2.5 V TAP AC Output Load Equivalent | 17 | | |

Selection Guide

| Description | | 133 MHz | 100 MHz | Unit |
|------------------------------|---------------------------|---------|---------|------|
| Maximum access time | | 6.5 | 8.5 | ns |
| Maximum operating current | | 250 | 180 | mA |
| Maximum CMOS standby current | Commercial/ Industrial | 40 | 40 | mA |
| | Automotive | | 60 | mA |

Pin Configurations

Figure 1. 100-pin TQFP (3 Chip Enables - A version)




Figure 2. 100-pin TQFP (2 Chip Enables - AJ Version)




Figure 3. 100-ball BGA (2 Chip Enables with JTAG)
CY7C1361C (256 K × 36)

| | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
|----------|------------------|------------------|--------------------------|--------------------------|--------------------------|------------------|------------------|
| A | V _{DDQ} | A | A | $\overline{\text{ADSP}}$ | A | A | V _{DDQ} |
| B | NC/288M | CE ₂ | A | $\overline{\text{ADSC}}$ | A | A | NC/512M |
| C | NC/144M | A | A | V _{DD} | A | A | NC/1G |
| D | DQ _C | DQP _C | V _{SS} | NC | V _{SS} | DQP _B | DQ _B |
| E | DQ _C | DQ _C | V _{SS} | $\overline{\text{CE}}_1$ | V _{SS} | DQ _B | DQ _B |
| F | V _{DDQ} | DQ _C | V _{SS} | $\overline{\text{OE}}$ | V _{SS} | DQ _B | V _{DDQ} |
| G | DQ _C | DQ _C | $\overline{\text{BW}}_C$ | $\overline{\text{ADV}}$ | $\overline{\text{BW}}_B$ | DQ _B | DQ _B |
| H | DQ _C | DQ _C | V _{SS} | $\overline{\text{GW}}$ | V _{SS} | DQ _B | DQ _B |
| J | V _{DDQ} | V _{DD} | NC | V _{DD} | NC | V _{DD} | V _{DDQ} |
| K | DQ _D | DQ _D | V _{SS} | CLK | V _{SS} | DQ _A | DQ _A |
| L | DQ _D | DQ _D | $\overline{\text{BW}}_D$ | NC | $\overline{\text{BW}}_A$ | DQ _A | DQ _A |
| M | V _{DDQ} | DQ _D | V _{SS} | $\overline{\text{BWE}}$ | V _{SS} | DQ _A | V _{DDQ} |
| N | DQ _D | DQ _D | V _{SS} | A1 | V _{SS} | DQ _A | DQ _A |
| P | DQ _D | DQP _D | V _{SS} | A0 | V _{SS} | DQP _A | DQ _A |
| R | NC | A | MODE | V _{DD} | NC | A | NC |
| T | NC | NC/72M | A | A | A | NC/36M | ZZ |
| U | V _{DDQ} | TMS | TDI | TCK | TDO | NC | V _{DDQ} |

CY7C1363C (512 K × 18)

| | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
|----------|------------------|------------------|--------------------------|--------------------------|--------------------------|------------------|------------------|
| A | V _{DDQ} | A | A | $\overline{\text{ADSP}}$ | A | A | V _{DDQ} |
| B | NC/288M | CE ₂ | A | $\overline{\text{ADSC}}$ | A | A | NC/512M |
| C | NC/144M | A | A | V _{DD} | A | A | NC/1G |
| D | DQ _B | NC | V _{SS} | NC | V _{SS} | DQP _A | NC |
| E | NC | DQ _B | V _{SS} | $\overline{\text{CE}}_1$ | V _{SS} | NC | DQ _A |
| F | V _{DDQ} | NC | V _{SS} | $\overline{\text{OE}}$ | V _{SS} | DQ _A | V _{DDQ} |
| G | NC | DQ _B | $\overline{\text{BW}}_B$ | $\overline{\text{ADV}}$ | V _{SS} | NC | DQ _A |
| H | DQ _B | NC | V _{SS} | $\overline{\text{GW}}$ | V _{SS} | DQ _A | NC |
| J | V _{DDQ} | V _{DD} | NC | V _{DD} | NC | V _{DD} | V _{DDQ} |
| K | NC | DQ _B | V _{SS} | CLK | V _{SS} | NC | DQ _A |
| L | DQ _B | NC | V _{SS} | NC | $\overline{\text{BW}}_A$ | DQ _A | NC |
| M | V _{DDQ} | DQ _B | V _{SS} | $\overline{\text{BWE}}$ | V _{SS} | NC | V _{DDQ} |
| N | DQ _B | NC | V _{SS} | A1 | V _{SS} | DQ _A | NC |
| P | NC | DQP _B | V _{SS} | A0 | V _{SS} | NC | DQ _A |
| R | NC | A | MODE | V _{DD} | NC | A | NC |
| T | NC/72M | A | A | NC/36M | A | A | ZZ |
| U | V _{DDQ} | TMS | TDI | TCK | TDO | NC | V _{DDQ} |

Figure 4. 165-ball FBGA (3 Chip Enable)
CY7C1361C (256 K × 36)

| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 |
|----------|------------------|-----------------|-------------------|-------------------|-------------------|-------------------|------------------|-------------------|-------------------|-----------------|------------------|
| A | NC/288M | A | \overline{CE}_1 | \overline{BW}_C | \overline{BW}_B | \overline{CE}_3 | \overline{BWE} | \overline{ADSC} | \overline{ADV} | A | NC |
| B | NC/144M | A | CE_2 | \overline{BW}_D | \overline{BW}_A | CLK | \overline{GW} | \overline{OE} | \overline{ADSP} | A | NC/576M |
| C | DQP _C | NC | V _{DDQ} | V _{SS} | V _{SS} | V _{SS} | V _{SS} | V _{SS} | V _{DDQ} | NC/1G | DQP _B |
| D | DQ _C | DQ _C | V _{DDQ} | V _{DD} | V _{SS} | V _{SS} | V _{SS} | V _{DD} | V _{DDQ} | DQ _B | DQ _B |
| E | DQ _C | DQ _C | V _{DDQ} | V _{DD} | V _{SS} | V _{SS} | V _{SS} | V _{DD} | V _{DDQ} | DQ _B | DQ _B |
| F | DQ _C | DQ _C | V _{DDQ} | V _{DD} | V _{SS} | V _{SS} | V _{SS} | V _{DD} | V _{DDQ} | DQ _B | DQ _B |
| G | DQ _C | DQ _C | V _{DDQ} | V _{DD} | V _{SS} | V _{SS} | V _{SS} | V _{DD} | V _{DDQ} | DQ _B | DQ _B |
| H | NC | V _{SS} | NC | V _{DD} | V _{SS} | V _{SS} | V _{SS} | V _{DD} | NC | NC | ZZ |
| J | DQ _D | DQ _D | V _{DDQ} | V _{DD} | V _{SS} | V _{SS} | V _{SS} | V _{DD} | V _{DDQ} | DQ _A | DQ _A |
| K | DQ _D | DQ _D | V _{DDQ} | V _{DD} | V _{SS} | V _{SS} | V _{SS} | V _{DD} | V _{DDQ} | DQ _A | DQ _A |
| L | DQ _D | DQ _D | V _{DDQ} | V _{DD} | V _{SS} | V _{SS} | V _{SS} | V _{DD} | V _{DDQ} | DQ _A | DQ _A |
| M | DQ _D | DQ _D | V _{DDQ} | V _{DD} | V _{SS} | V _{SS} | V _{SS} | V _{DD} | V _{DDQ} | DQ _A | DQ _A |
| N | DQP _D | NC | V _{DDQ} | V _{SS} | NC | NC/18M | NC | V _{SS} | V _{DDQ} | NC | DQP _A |
| P | NC | NC/72M | A | A | TDI | A1 | TDO | A | A | A | A |
| R | MODE | NC/36M | A | A | TMS | A0 | TCK | A | A | A | A |

CY7C1363C (512 K × 18)

| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 |
|----------|------------------|-----------------|-------------------|-------------------|-------------------|-------------------|------------------|-------------------|-------------------|-----------------|------------------|
| A | NC/288M | A | \overline{CE}_1 | \overline{BW}_B | NC | \overline{CE}_3 | \overline{BWE} | \overline{ADSC} | \overline{ADV} | A | A |
| B | NC/144M | A | CE_2 | NC | \overline{BW}_A | CLK | \overline{GW} | \overline{OE} | \overline{ADSP} | A | NC/576M |
| C | NC | NC | V _{DDQ} | V _{SS} | V _{SS} | V _{SS} | V _{SS} | V _{SS} | V _{DDQ} | NC/1G | DQP _A |
| D | NC | DQ _B | V _{DDQ} | V _{DD} | V _{SS} | V _{SS} | V _{SS} | V _{DD} | V _{DDQ} | NC | DQ _A |
| E | NC | DQ _B | V _{DDQ} | V _{DD} | V _{SS} | V _{SS} | V _{SS} | V _{DD} | V _{DDQ} | NC | DQ _A |
| F | NC | DQ _B | V _{DDQ} | V _{DD} | V _{SS} | V _{SS} | V _{SS} | V _{DD} | V _{DDQ} | NC | DQ _A |
| G | NC | DQ _B | V _{DDQ} | V _{DD} | V _{SS} | V _{SS} | V _{SS} | V _{DD} | V _{DDQ} | NC | DQ _A |
| H | V _{SS} | V _{SS} | NC | V _{DD} | V _{SS} | V _{SS} | V _{SS} | V _{DD} | NC | NC | ZZ |
| J | DQ _B | NC | V _{DDQ} | V _{DD} | V _{SS} | V _{SS} | V _{SS} | V _{DD} | V _{DDQ} | DQ _A | NC |
| K | DQ _B | NC | V _{DDQ} | V _{DD} | V _{SS} | V _{SS} | V _{SS} | V _{DD} | V _{DDQ} | DQ _A | NC |
| L | DQ _B | NC | V _{DDQ} | V _{DD} | V _{SS} | V _{SS} | V _{SS} | V _{DD} | V _{DDQ} | DQ _A | NC |
| M | DQ _B | NC | V _{DDQ} | V _{DD} | V _{SS} | V _{SS} | V _{SS} | V _{DD} | V _{DDQ} | DQ _A | NC |
| N | DQP _B | NC | V _{DDQ} | V _{SS} | NC | NC/18M | NC | V _{SS} | V _{DDQ} | NC | NC |
| P | NC | NC/72M | A | A | TDI | A1 | TDO | A | A | A | A |
| R | MODE | NC/36M | A | A | TMS | A0 | TCK | A | A | A | A |

Pin Definitions

| Name | I/O | Description |
|--|--------------------|---|
| A ₀ , A ₁ , A | Input-synchronous | Address inputs used to select one of the address locations. Sampled at the rising edge of the CLK if ADSP or ADSC is active LOW, and CE ₁ , CE ₂ , and CE ₃ ^[3] are sampled active. A _[1:0] feed the 2-bit counter. |
| BW _A , BW _B BW _C , BW _D | Input-synchronous | Byte write select inputs, active LOW. Qualified with BWE to conduct byte writes to the SRAM. Sampled on the rising edge of CLK. |
| GW | Input-synchronous | Global write enable input, active LOW. When asserted LOW on the rising edge of CLK, a global write is conducted (all bytes are written, regardless of the values on BW _X and BWE). |
| CLK | Input-clock | Clock input. Used to capture all synchronous inputs to the device. Also used to increment the burst counter when ADV is asserted LOW, during a burst operation. |
| CE ₁ | Input-synchronous | Chip enable 1 input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with CE ₂ and CE ₃ ^[3] to select/deselect the device. ADSP is ignored if CE ₁ is HIGH. CE ₁ is sampled only when a new external address is loaded. |
| CE ₂ | Input-synchronous | Chip enable 2 input, active HIGH. Sampled on the rising edge of CLK. Used in conjunction with CE ₁ and CE ₃ ^[3] to select/deselect the device. CE ₂ is sampled only when a new external address is loaded. |
| CE ₃ ^[3] | Input-synchronous | Chip enable 3 input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with CE ₁ and CE ₂ to select/deselect the device. CE ₃ is sampled only when a new external address is loaded. |
| OE | Input-asynchronous | Output enable, asynchronous input, active LOW. Controls the direction of the I/O pins. When LOW, the I/O pins behave as outputs. When deasserted HIGH, I/O pins are tristated, and act as input data pins. OE is masked during the first clock of a read cycle when emerging from a deselected state. |
| ADV | Input-synchronous | Advance input signal, sampled on the rising edge of CLK. When asserted, it automatically increments the address in a burst cycle. |
| ADSP | Input-synchronous | Address strobe from processor, sampled on the rising edge of CLK, active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. A _[1:0] are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized. ADSP is ignored when CE ₁ is deasserted HIGH. |
| ADSC | Input-synchronous | Address strobe from controller, sampled on the rising edge of CLK, active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. A _[1:0] are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized. |
| BWE | Input-synchronous | Byte write enable input, active LOW. Sampled on the rising edge of CLK. This signal must be asserted LOW to conduct a byte write. |
| ZZ | Input-asynchronous | ZZ “sleep” input, active HIGH. When asserted HIGH places the device in a non-time-critical “sleep” condition with data integrity preserved. For normal operation, this pin has to be LOW or left floating. ZZ pin has an internal pull down. |
| DQ _s | I/O-synchronous | Bidirectional data I/O lines. As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the addresses presented during the previous clock rise of the read cycle. The direction of the pins is controlled by OE. When OE is asserted LOW, the pins behave as outputs. When HIGH, DQ _s and DQP _X are placed in a tristate condition. The outputs are automatically tristated during the data portion of a write sequence, during the first clock when emerging from a deselected state, and when the device is deselected, regardless of the state of OE. |
| DQP _X | I/O-synchronous | Bidirectional data parity I/O lines. Functionally, these signals are identical to DQ _s . During write sequences, DQP _X is controlled by BW _X correspondingly. |

Note

- CE₃ is for A version of TQFP (3 Chip Enable Option) and 165 FBGA package only. 119 BGA is offered only in 2 Chip Enable.

Pin Definitions (continued)

| Name | I/O | Description |
|--------------|--------------------------------|--|
| MODE | Input-static | Selects burst order. When tied to GND selects linear burst sequence. When tied to V_{DD} or left floating selects interleaved burst sequence. This is a strap pin and should remain static during device operation. Mode Pin has an internal pull-up. |
| V_{DD} | Power supply | Power supply inputs to the core of the device. |
| V_{DDQ} | I/O power supply | Power supply for the I/O circuitry. |
| V_{SS} | Ground | Ground for the core of the device. |
| V_{SSQ} | I/O ground | Ground for the I/O circuitry. |
| TDO | JTAG serial output synchronous | Serial data-out to the JTAG circuit. Delivers data on the negative edge of TCK. If the JTAG feature is not being used, this pin should be left unconnected. This pin is not available on TQFP packages. |
| TDI | JTAG serial input synchronous | Serial data-in to the JTAG circuit. Sampled on the rising edge of TCK. If the JTAG feature is not being used, this pin can be left floating or connected to V_{DD} through a pull up resistor. This pin is not available on TQFP packages. |
| TMS | JTAG serial input synchronous | Serial data-in to the JTAG circuit. Sampled on the rising edge of TCK. If the JTAG feature is not being used, this pin can be disconnected or connected to V_{DD} . This pin is not available on TQFP packages. |
| TCK | JTAG-clock | Clock input to the JTAG circuitry. If the JTAG feature is not being used, this pin must be connected to V_{SS} . This pin is not available on TQFP packages. |
| NC | – | No connects. Not internally connected to the die. 18M, 36M, 72M, 144M, 288M, 576M, and 1G are address expansion pins and are not internally connected to the die. |
| V_{SS}/DNU | Ground/DNU | This pin can be connected to ground or should be left floating. |

Functional Overview

All synchronous inputs pass through input registers controlled by the rising edge of the clock. Maximum access delay from the clock rise (t_{CDV}) is 6.5 ns (133 MHz device).

The CY7C1361C/CY7C1363C supports secondary cache in systems using either a linear or interleaved burst sequence. The interleaved burst order supports Pentium and i486™ processors. The linear burst sequence is suited for processors that use a linear burst sequence. The burst order is user-selectable, and is determined by sampling the MODE input. Accesses can be initiated with either the processor address strobe (\overline{ADSP}) or the controller address strobe (\overline{ADSC}). Address advancement through the burst sequence is controlled by the ADV input. A two-bit on-chip wraparound burst counter captures the first address in a burst sequence and automatically increments the address for the rest of the burst access.

Byte write operations are qualified with the byte write enable (\overline{BWE}) and byte write select (BW_X) inputs. A global write enable (GW) overrides all byte write inputs and writes data to all four bytes. All writes are simplified with on-chip synchronous self-timed write circuitry.

Three synchronous chip selects (\overline{CE}_1 , CE_2 , $\overline{CE}_3^{[4]}$) and an asynchronous output enable (\overline{OE}) provide for easy bank selection and output tristate control. ADSP is ignored if CE_1 is HIGH.

Single Read Accesses

A single read access is initiated when the following conditions are satisfied at clock rise: (1) \overline{CE}_1 , CE_2 , and $\overline{CE}_3^{[4]}$ are all asserted active and (2) \overline{ADSP} or \overline{ADSC} is asserted LOW (if the access is initiated by \overline{ADSC} , the write inputs must be deasserted during this first cycle). The address presented to the address inputs is latched into the address register and the burst counter/control logic and presented to the memory core. If the \overline{OE} input is asserted LOW, the requested data will be available at the data outputs a maximum to t_{CDV} after clock rise. ADSP is ignored if CE_1 is HIGH.

Single Write Accesses Initiated by ADSP

This access is initiated when the following conditions are satisfied at clock rise: (1) \overline{CE}_1 , CE_2 , $\overline{CE}_3^{[4]}$ are all asserted active and (2) \overline{ADSP} is asserted LOW. The addresses presented are loaded into the address register and the burst inputs (\overline{GW} , \overline{BWE} , and BW_X) are ignored during this first clock cycle. If the write inputs are asserted active (see [Partial Truth Table for Read/Write on page 12](#) for appropriate states that indicate a write) on the next clock rise, the appropriate data will be latched and written into the device. Byte writes are allowed. All I/Os are tristated during a byte write. Since this is a common I/O device, the asynchronous OE input signal must be deasserted and the I/Os must be tristated prior to the presentation of data to DQs. As a safety precaution, the data lines are tristated once a write cycle is detected, regardless of the state of OE.

Single Write Accesses Initiated by \overline{ADSC}

This write access is initiated when the following conditions are satisfied at clock rise: (1) \overline{CE}_1 , CE_2 , and $\overline{CE}_3^{[4]}$ are all asserted

active, (2) \overline{ADSC} is asserted LOW, (3) \overline{ADSP} is deasserted HIGH, and (4) the write input signals (\overline{GW} , \overline{BWE} , and BW_X) indicate a write access. ADSC is ignored if ADSP is active LOW.

The addresses presented are loaded into the address register and the burst counter/control logic and delivered to the memory core. The information presented to $DQ_{[A:D]}$ is written into the specified address location. Byte writes are allowed. All I/Os are tristated when a write is detected, even a byte write. Since this is a common I/O device, the asynchronous \overline{OE} input signal must be deasserted and the I/Os must be tristated prior to the presentation of data to DQ_s . As a safety precaution, the data lines are tristated once a write cycle is detected, regardless of the state of OE.

Burst Sequences

The CY7C1361C/CY7C1363C provides an on-chip two-bit wraparound burst counter inside the SRAM. The burst counter is fed by $A_{[1:0]}$, and can follow either a linear or interleaved burst order. The burst order is determined by the state of the MODE input. A LOW on MODE will select a linear burst sequence. A HIGH on MODE selects an interleaved burst order. Leaving MODE unconnected causes the device to default to a interleaved burst sequence.

Table 1. Interleaved Burst Address Table (MODE = Floating or V_{DD})

| First Address A1: A0 | Second Address A1: A0 | Third Address A1: A0 | Fourth Address A1: A0 |
|-------------------------|--------------------------|-------------------------|--------------------------|
| 00 | 01 | 10 | 11 |
| 01 | 00 | 11 | 10 |
| 10 | 11 | 00 | 01 |
| 11 | 10 | 01 | 00 |

Table 2. Linear Burst Address Table (MODE = GND)

| First Address A1: A0 | Second Address A1: A0 | Third Address A1: A0 | Fourth Address A1: A0 |
|-------------------------|--------------------------|-------------------------|--------------------------|
| 00 | 01 | 10 | 11 |
| 01 | 10 | 11 | 00 |
| 10 | 11 | 00 | 01 |
| 11 | 00 | 01 | 10 |

Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation 'sleep' mode. Two clock cycles are required to enter into or exit from this 'sleep' mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the 'sleep' mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected prior to entering the 'sleep' mode. \overline{CE}_1 , CE_2 , $\overline{CE}_3^{[4]}$, \overline{ADSP} , and \overline{ADSC} must remain inactive for the duration of t_{ZZREC} after the ZZ input returns LOW.

Note

4. \overline{CE}_3 is for A version of TQFP (3 Chip Enable Option) and 165 FBGA package only. 119 BGA is offered only in 2 Chip Enable.

ZZ Mode Electrical Characteristics

| Parameter | Description | Test Conditions | Min | Max | Unit | |
|--------------------|-----------------------------------|------------------------------|---------------------------|-------------------|------|----|
| I _{DDZZ} | Sleep mode standby current | ZZ ≥ V _{DD} - 0.2 V | Commercial/ Industrial | - | 50 | mA |
| | | | Automotive | - | 60 | mA |
| t _{ZZS} | Device operation to ZZ | ZZ ≥ V _{DD} - 0.2 V | - | 2t _{CYC} | ns | |
| t _{ZZREC} | ZZ recovery time | ZZ ≤ 0.2 V | 2t _{CYC} | - | ns | |
| t _{ZZI} | ZZ active to sleep current | This parameter is sampled | - | 2t _{CYC} | ns | |
| t _{RZZI} | ZZ inactive to exit sleep current | This parameter is sampled | 0 | - | ns | |

Truth Table

The Truth Table for CY7C1361C and CY7C1363C follows. [5, 6, 7, 8, 9]

| Cycle Description | Address Used | \overline{CE}_1 | CE ₂ | \overline{CE}_3 | ZZ | \overline{ADSP} | \overline{ADSC} | \overline{ADV} | \overline{WRITE} | \overline{OE} | CLK | DQ |
|------------------------------|--------------|-------------------|-----------------|-------------------|----|-------------------|-------------------|------------------|--------------------|-----------------|-----|-----------|
| Deselected cycle, power-down | None | H | X | X | L | X | L | X | X | X | L-H | Tri-state |
| Deselected cycle, power-down | None | L | L | X | L | L | X | X | X | X | L-H | Tri-state |
| Deselected cycle, power-down | None | L | X | H | L | L | X | X | X | X | L-H | Tri-state |
| Deselected cycle, power-down | None | L | L | X | L | H | L | X | X | X | L-H | Tri-state |
| Deselected cycle, power-down | None | X | X | X | L | H | L | X | X | X | L-H | Tri-state |
| Sleep mode, power-down | None | X | X | X | H | X | X | X | X | X | X | Tri-state |
| Read cycle, begin burst | External | L | H | L | L | L | X | X | X | L | L-H | Q |
| Read cycle, begin burst | External | L | H | L | L | L | X | X | X | H | L-H | Tri-state |
| Write cycle, begin burst | External | L | H | L | L | H | L | X | L | X | L-H | D |
| Read cycle, begin burst | External | L | H | L | L | H | L | X | H | L | L-H | Q |
| Read cycle, begin burst | External | L | H | L | L | H | L | X | H | H | L-H | Tri-state |
| Read cycle, continue burst | Next | X | X | X | L | H | H | L | H | L | L-H | Q |
| Read cycle, continue burst | Next | X | X | X | L | H | H | L | H | H | L-H | Tri-state |
| Read cycle, continue burst | Next | H | X | X | L | X | H | L | H | L | L-H | Q |
| Read cycle, continue burst | Next | H | X | X | L | X | H | L | H | H | L-H | Tri-state |
| Write cycle, continue burst | Next | X | X | X | L | H | H | L | L | X | L-H | D |
| Write cycle, continue burst | Next | H | X | X | L | X | H | L | L | X | L-H | D |
| Read cycle, suspend burst | Current | X | X | X | L | H | H | H | H | L | L-H | Q |
| Read cycle, suspend burst | Current | X | X | X | L | H | H | H | H | H | L-H | Tri-state |
| Read cycle, suspend burst | Current | H | X | X | L | X | H | H | H | L | L-H | Q |
| Read cycle, suspend burst | Current | H | X | X | L | X | H | H | H | H | L-H | Tri-state |
| Write cycle, suspend burst | Current | X | X | X | L | H | H | H | L | X | L-H | D |
| Write cycle, suspend burst | Current | H | X | X | L | X | H | H | L | X | L-H | D |

Notes

- X="Don't Care." H = Logic HIGH, L = Logic LOW.
- WRITE = L when any one or more byte write enable signals and $\overline{BWE} = L$ or $\overline{GW} = L$. WRITE = H when all byte write enable signals, \overline{BWE} , $\overline{GW} = H$.
- The DQ pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock.
- The SRAM always initiates a read cycle when ADSP is asserted, regardless of the state of GW, BWE, or BW_X. Writes may occur only on subsequent clocks after the ADSP or with the assertion of ADSC. As a result, OE must be driven HIGH prior to the start of the write cycle to allow the outputs to tri-state. OE is a don't care for the remainder of the write cycle.
- OE is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle all data bits are tri-state when \overline{OE} is inactive or when the device is deselected, and all data bits behave as output when OE is active (LOW).

Partial Truth Table for Read/Write

The Partial Truth Table for Read/Write follows.^[10, 11]

| Function (CY7C1361C) | \overline{GW} | \overline{BWE} | \overline{BW}_D | \overline{BW}_C | \overline{BW}_B | \overline{BW}_A |
|--|-----------------|------------------|-------------------|-------------------|-------------------|-------------------|
| Read | H | H | X | X | X | X |
| Read | H | L | H | H | H | H |
| Write byte (A, DQP _A) | H | L | H | H | H | L |
| Write byte (B, DQP _B) | H | L | H | H | L | H |
| Write bytes (B, A, DQP _A , DQP _B) | H | L | H | H | L | L |
| Write byte (C, DQP _C) | H | L | H | L | H | H |
| Write bytes (C, A, DQP _C , DQP _A) | H | L | H | L | H | L |
| Write bytes (C, B, DQP _C , DQP _B) | H | L | H | L | L | H |
| Write bytes (C, B, A, DQP _C , DQP _B , DQP _A) | H | L | H | L | L | L |
| Write byte (D, DQP _D) | H | L | L | H | H | H |
| Write bytes (D, A, DQP _D , DQP _A) | H | L | L | H | H | L |
| Write bytes (D, B, DQP _D , DQP _B) | H | L | L | H | L | H |
| Write bytes (D, B, A, DQP _D , DQP _B , DQP _A) | H | L | L | H | L | L |
| Write bytes (D, B, DQP _D , DQP _B) | H | L | L | L | H | H |
| Write bytes (D, B, A, DQP _D , DQP _C , DQP _A) | H | L | L | L | H | L |
| Write bytes (D, C, A, DQP _D , DQP _B , DQP _A) | H | L | L | L | L | H |
| Write all bytes | H | L | L | L | L | L |
| Write all bytes | L | X | X | X | X | X |

Truth Table for Read/Write

The Truth Table for Read/Write follows.^[10, 11]

| Function (CY7C1363C) | \overline{GW} | \overline{BWE} | \overline{BW}_B | \overline{BW}_A |
|--|-----------------|------------------|-------------------|-------------------|
| Read | H | H | X | X |
| Read | H | L | H | H |
| Write byte A – (DQ _A and DQP _A) | H | L | H | L |
| Write byte B – (DQ _B and DQP _B) | H | L | L | H |
| Write all bytes | H | L | L | L |
| Write all bytes | L | X | X | X |

Notes

10. X="Don't Care." H = Logic HIGH, L = Logic LOW.

11. Table only lists a partial listing of the byte write combinations. Any Combination of \overline{BW}_X is valid. Appropriate write will be done based on which byte write is active.

IEEE 1149.1 Serial Boundary Scan (JTAG)


The CY7C1361C/CY7C1363C incorporates a serial boundary scan test access port (TAP) in the BGA package only. The TQFP package does not offer this functionality. This part operates in accordance with IEEE Standard 1149.1-1900, but does not have the set of functions required for full 1149.1 compliance. These functions from the IEEE specification are excluded because their inclusion places an added delay in the critical speed path of the SRAM. Note that the TAP controller functions in a manner that does not conflict with the operation of other devices using 1149.1 fully compliant TAPs. The TAP operates using JEDEC-standard 3.3 V or 2.5 V I/O logic levels.

The CY7C1361C/CY7C1363C contains a TAP controller, instruction register, boundary scan register, bypass register, and ID register.

Disabling the JTAG Feature

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW (V_{SS}) to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternately be connected to V_{DD} through a pull-up resistor. TDO should be left unconnected. Upon power up, the device comes up in a reset state which does not interfere with the operation of the device.

TAP Controller State Diagram



The 0/1 next to each state represents the value of TMS at the rising edge of TCK.

Test Access Port (TAP)

Test Clock (TCK)

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

Test Mode Select (TMS)

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. It is allowable to leave this ball unconnected if the TAP is not used. The ball is pulled up internally, resulting in a logic HIGH level.


Test Data-In (TDI)

The TDI ball is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) of any register. (See [TAP Controller Block Diagram](#).)

Test Data-Out (TDO)

The TDO output ball is used to serially clock data-out from the registers. The output is active depending upon the current state of the TAP state machine. The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register. (See [TAP Controller State Diagram](#).)

TAP Controller Block Diagram



Performing a TAP Reset

A RESET is performed by forcing TMS HIGH (V_{DD}) for five rising edges of TCK. This RESET does not affect the operation of the SRAM and may be performed while the SRAM is operating.

At power up, the TAP is reset internally to ensure that TDO comes up in a high Z state.

TAP Registers

Registers are connected between the TDI and TDO balls and allow data to be scanned into and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction register. Data is serially loaded into the TDI ball on the rising edge of TCK. Data is output on the TDO ball on the falling edge of TCK.

Instruction Register

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO balls as shown in the [TAP Controller Block Diagram on page 13](#). Upon power-up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state as described in the previous section.

When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary '01' pattern to enable fault isolation of the board-level serial test data path.

Bypass Register

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between the TDI and TDO balls. This enables data to be shifted through the SRAM with minimal delay. The bypass register is set LOW (V_{SS}) when the BYPASS instruction is executed.

Boundary Scan Register

The boundary scan register is connected to all the input and bidirectional balls on the SRAM.

The boundary scan register is loaded with the contents of the RAM I/O ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO balls when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD, and SAMPLE Z instructions can be used to capture the contents of the I/O ring.

The 119-ball BGA Boundary Scan Order on page 19 and 165-ball FBGA Boundary Scan Order on page 20 show the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI and the LSB is connected to TDO.

Identification (ID) Register

The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in [Identification Register Definitions on page 17](#).

TAP Instruction Set

Overview

Eight different instructions are possible with the three-bit instruction register. All combinations are listed in the Instruction Codes table. Three of these instructions are listed as RESERVED and should not be used. The other five instructions are described in detail in this section.

The TAP controller used in this SRAM is not fully compliant to the 1149.1 convention because some of the mandatory 1149.1 instructions are not fully implemented.

The TAP controller cannot be used to load address data or control signals into the SRAM and cannot preload the I/O buffers. The SRAM does not implement the 1149.1 commands EXTEST or INTEST or the PRELOAD portion of SAMPLE/PRELOAD; rather, it performs a capture of the I/O ring when these instructions are executed.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO balls. To execute the instruction once it is shifted in, the TAP controller needs to be moved into the Update-IR state.

EXTEST

EXTEST is a mandatory 1149.1 instruction which is to be executed whenever the instruction register is loaded with all 0s. EXTEST is not implemented in this SRAM TAP controller, and therefore this device is not compliant to 1149.1. The TAP controller does recognize an all-0 instruction.

When an EXTEST instruction is loaded into the instruction register, the SRAM responds as if a SAMPLE/PRELOAD instruction has been loaded. There is one difference between the two instructions. Unlike the SAMPLE/PRELOAD instruction, EXTEST places the SRAM outputs in a high Z state.

IDCODE

The IDCODE instruction causes a vendor-specific, 32-bit code to be loaded into the instruction register. It also places the instruction register between the TDI and TDO balls and enables the IDCODE to be shifted out of the device when the TAP controller enters the Shift-DR state.

The IDCODE instruction is loaded into the instruction register upon power-up or whenever the TAP controller is given a test logic reset state.

SAMPLE Z

The SAMPLE Z instruction causes the boundary scan register to be connected between the TDI and TDO balls when the TAP controller is in a Shift-DR state. It also places all SRAM outputs into a high Z state.

SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1-mandatory instruction. When the SAMPLE/PRELOAD instructions are loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the inputs and output pins is captured in the boundary scan register.

The user must be aware that the TAP controller clock can only operate at a frequency up to 20 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output undergoes a transition. The TAP may then try to capture a signal while in transition (metastable state). This does not harm the device, but there is no guarantee as to the value that will be captured. Repeatable results may not be possible.

To guarantee that the boundary scan register captures the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture setup plus hold times (t_{CS} and t_{CH}). The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the CK and CK# captured in the boundary scan register.

After the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins.

PRELOAD enables an initial data pattern to be placed at the latched parallel outputs of the boundary scan register cells prior to the selection of another boundary scan test operation.

The shifting of data for the SAMPLE and PRELOAD phases can occur concurrently when required - that is, while data captured is shifted out, the preloaded data can be shifted in.


BYPASS

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO balls. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

Reserved

These instructions are not implemented but are reserved for future use. Do not use these instructions.

TAP Timing



TAP AC Switching Characteristics

Over the Operating Range^[12, 13]

| Parameter | Parameter | Min | Max | Unit |
|---------------------|-------------------------------|-----|-----|------|
| Clock | | | | |
| t_{TCYC} | TCK clock cycle time | 50 | – | ns |
| t_{TF} | TCK clock frequency | – | 20 | MHz |
| t_{TH} | TCK clock HIGH time | 20 | – | ns |
| t_{TL} | TCK clock LOW time | 20 | – | ns |
| Output Times | | | | |
| t_{TDOV} | TCK clock LOW to TDO valid | – | 10 | ns |
| t_{TDOX} | TCK clock LOW to TDO invalid | 0 | – | ns |
| Set-up Times | | | | |
| t_{TMSS} | TMS setup to TCK clock rise | 5 | – | ns |
| t_{TDIS} | TDI setup to TCK clock rise | 5 | – | ns |
| t_{CS} | Capture setup to TCK rise | 5 | – | ns |
| Hold Times | | | | |
| t_{TMSH} | TMS hold after TCK clock rise | 5 | – | ns |
| t_{TDIH} | TDI hold after clock rise | 5 | – | ns |
| t_{CH} | Capture hold after clock rise | 5 | – | ns |

Notes

12. t_{CS} and t_{CH} refer to the setup and hold time requirements of latching data from the boundary scan register.
 13. Test conditions are specified using the load in TAP AC test conditions. $t_R/t_F = 1$ ns.


3.3 V TAP AC Test Conditions

Input pulse levels V_{SS} to 3.3 V
 Input rise and fall times 1 ns
 Input timing reference levels 1.5 V
 Output reference levels 1.5 V
 Test load termination supply voltage 1.5 V


2.5 V TAP AC Test Conditions

Input pulse levels V_{SS} to 2.5 V
 Input rise and fall time 1 ns
 Input timing reference levels 1.25 V
 Output reference levels 1.25 V
 Test load termination supply voltage 1.25 V

3.3 V TAP AC Output Load Equivalent



2.5 V TAP AC Output Load Equivalent



TAP DC Electrical Characteristics and Operating Conditions

(0 °C < T_A < +70 °C; $V_{DD} = 3.3 \text{ V} \pm 0.165 \text{ V}$ unless otherwise noted)^[14]

| Parameter | Description | Description | Conditions | Min | Max | Unit |
|------------------|---------------------|--|--------------------------|------|-----------------------|------|
| V _{OH1} | Output HIGH voltage | I _{OH} = -4.0 mA | V _{DDQ} = 3.3 V | 2.4 | - | V |
| | | I _{OH} = -1.0 mA | V _{DDQ} = 2.5 V | 2.0 | - | V |
| V _{OH2} | Output HIGH voltage | I _{OH} = -100 μA | V _{DDQ} = 3.3 V | 2.9 | - | V |
| | | | V _{DDQ} = 2.5 V | 2.1 | - | V |
| V _{OL1} | Output LOW voltage | I _{OL} = 8.0 mA | V _{DDQ} = 3.3 V | - | 0.4 | V |
| | | | V _{DDQ} = 2.5 V | - | 0.4 | V |
| V _{OL2} | Output LOW voltage | I _{OL} = 100 μA | V _{DDQ} = 3.3 V | - | 0.2 | V |
| | | | V _{DDQ} = 2.5 V | - | 0.2 | V |
| V _{IH} | Input HIGH voltage | | V _{DDQ} = 3.3 V | 2.0 | V _{DD} + 0.3 | V |
| | | | V _{DDQ} = 2.5 V | 1.7 | V _{DD} + 0.3 | V |
| V _{IL} | Input LOW voltage | | V _{DDQ} = 3.3 V | -0.5 | 0.7 | V |
| | | | V _{DDQ} = 2.5 V | -0.3 | 0.7 | V |
| I _X | Input load current | GND ≤ V _{IN} ≤ V _{DDQ} | | -5 | 5 | μA |

Identification Register Definitions

| Instruction Field | CY7C1361C (256 K × 36) | CY7C1363C (512 K × 18) | Description |
|--------------------------------------|---------------------------|---------------------------|--|
| Revision number (31:29) | 000 | 000 | Describes the version number. |
| Device depth (28:24) ^[15] | 01011 | 01011 | Reserved for Internal Use |
| Device width (23:18) 119-BGA | 101001 | 101001 | Defines memory type and architecture |
| Device width (23:18) 165-FPBGA | 000001 | 000001 | Defines memory type and architecture |
| Cypress device ID (17:12) | 100110 | 010110 | Defines width and density |
| Cypress JEDEC ID Code (11:1) | 00000110100 | 00000110100 | Allows unique identification of SRAM vendor. |
| ID register presence indicator (0) | 1 | 1 | Indicates the presence of an ID register. |

Notes

14. All voltages referenced to V_{SS} (GND).

15. Bit #24 is "1" in the Register Definitions for both 2.5 V and 3.3 V versions of this device.

Scan Register Sizes

| Register Name | Bit Size (× 36) | Bit Size (× 18) |
|--|-----------------|-----------------|
| Instruction | 3 | 3 |
| Bypass | 1 | 1 |
| ID | 32 | 32 |
| Boundary scan order (119-ball BGA package) | 71 | 71 |
| Boundary scan order (165-ball FPBGA package) | 71 | 71 |

Identification Codes

| Instruction | Code | Description |
|----------------|------|--|
| EXTEST | 000 | Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM outputs to high Z state. |
| IDCODE | 001 | Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operations. |
| SAMPLE Z | 010 | Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a high Z state. |
| RESERVED | 011 | Do Not Use: This instruction is reserved for future use. |
| SAMPLE/PRELOAD | 100 | Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Does not affect SRAM operation. |
| RESERVED | 101 | Do Not Use: This instruction is reserved for future use. |
| RESERVED | 110 | Do Not Use: This instruction is reserved for future use. |
| BYPASS | 111 | Places the bypass register between TDI and TDO. This operation does not affect SRAM operations. |

119-ball BGA Boundary Scan Order

| CY7C1361C (256 K × 36) | | | | | |
|------------------------|---------|------------------|-------|----------|------------------|
| Bit # | ball ID | Signal Name | Bit # | ball ID | Signal Name |
| 1 | K4 | CLK | 37 | P4 | A0 |
| 2 | H4 | GW | 38 | N4 | A1 |
| 3 | M4 | BWE | 39 | R6 | A |
| 4 | F4 | OE | 40 | T5 | A |
| 5 | B4 | ADSC | 41 | T3 | A |
| 6 | A4 | ADSP | 42 | R2 | A |
| 7 | G4 | ADV | 43 | R3 | MODE |
| 8 | C3 | A | 44 | P2 | DQP _D |
| 9 | B3 | A | 45 | P1 | DQ _D |
| 10 | D6 | DQP _B | 46 | L2 | DQ _D |
| 11 | H7 | DQ _B | 47 | K1 | DQ _D |
| 12 | G6 | DQ _B | 48 | N2 | DQ _D |
| 13 | E6 | DQ _B | 49 | N1 | DQ _D |
| 14 | D7 | DQ _B | 50 | M2 | DQ _D |
| 15 | E7 | DQ _B | 51 | L1 | DQ _D |
| 16 | F6 | DQ _B | 52 | K2 | DQ _D |
| 17 | G7 | DQ _B | 53 | Internal | Internal |
| 18 | H6 | DQ _B | 54 | H1 | DQ _C |
| 19 | T7 | ZZ | 55 | G2 | DQ _C |
| 20 | K7 | DQ _A | 56 | E2 | DQ _C |
| 21 | L6 | DQ _A | 57 | D1 | DQ _C |
| 22 | N6 | DQ _A | 58 | H2 | DQ _C |
| 23 | P7 | DQ _A | 59 | G1 | DQ _C |
| 24 | N7 | DQ _A | 60 | F2 | DQ _C |
| 25 | M6 | DQ _A | 61 | E1 | DQ _C |
| 26 | L7 | DQ _A | 62 | D2 | DQP _C |
| 27 | K6 | DQ _A | 63 | C2 | A |
| 28 | P6 | DQP _A | 64 | A2 | A |
| 29 | T4 | A | 65 | E4 | CE ₁ |
| 30 | A3 | A | 66 | B2 | CE ₂ |
| 31 | C5 | A | 67 | L3 | BWD |
| 32 | B5 | A | 68 | G3 | BW _C |
| 33 | A5 | A | 69 | G5 | BW _B |
| 34 | C6 | A | 70 | L5 | BW _A |
| 35 | A6 | A | 71 | Internal | Internal |
| 36 | B6 | A | | | |

| CY7C1363C (512 K × 18) | | | | | |
|------------------------|----------|------------------|-------|----------|------------------|
| Bit # | ball ID | Signal Name | Bit # | ball ID | Signal Name |
| 1 | K4 | CLK | 37 | P4 | A0 |
| 2 | H4 | GW | 38 | N4 | A1 |
| 3 | M4 | BWE | 39 | R6 | A |
| 4 | F4 | OE | 40 | T5 | A |
| 5 | B4 | ADSC | 41 | T3 | A |
| 6 | A4 | ADSP | 42 | R2 | A |
| 7 | G4 | ADV | 43 | R3 | MODE |
| 8 | C3 | A | 44 | Internal | Internal |
| 9 | B3 | A | 45 | Internal | Internal |
| 10 | T2 | A | 46 | Internal | Internal |
| 11 | Internal | Internal | 47 | Internal | Internal |
| 12 | Internal | Internal | 48 | P2 | DQP _B |
| 13 | Internal | Internal | 49 | N1 | DQ _B |
| 14 | D6 | DQP _A | 50 | M2 | DQ _B |
| 15 | E7 | DQ _A | 51 | L1 | DQ _B |
| 16 | F6 | DQ _A | 52 | K2 | DQ _B |
| 17 | G7 | DQ _A | 53 | Internal | Internal |
| 18 | H6 | DQ _A | 54 | H1 | DQ _B |
| 19 | T7 | ZZ | 55 | G2 | DQ _B |
| 20 | K7 | DQ _A | 56 | E2 | DQ _B |
| 21 | L6 | DQ _A | 57 | D1 | DQ _B |
| 22 | N6 | DQ _A | 58 | Internal | Internal |
| 23 | P7 | DQ _A | 59 | Internal | Internal |
| 24 | Internal | Internal | 60 | Internal | Internal |
| 25 | Internal | Internal | 61 | Internal | Internal |
| 26 | Internal | Internal | 62 | Internal | Internal |
| 27 | Internal | Internal | 63 | C2 | A |
| 28 | Internal | Internal | 64 | A2 | A |
| 29 | T6 | A | 65 | E4 | CE ₁ |
| 30 | A3 | A | 66 | B2 | CE ₂ |
| 31 | C5 | A | 67 | Internal | Internal |
| 32 | B5 | A | 68 | Internal | Internal |
| 33 | A5 | A | 69 | G3 | BW _B |
| 34 | C6 | A | 70 | L5 | BW _A |
| 35 | A6 | A | 71 | Internal | Internal |
| 36 | B6 | A | | | |

165-ball FBGA Boundary Scan Order

| CY7C1361C (256 K × 36) | | | | | |
|------------------------|---------|--------------------------|-------|----------|-----------------------------------|
| Bit # | ball ID | Signal Name | Bit # | ball ID | Signal Name |
| 1 | B6 | CLK | 37 | R6 | A0 |
| 2 | B7 | $\overline{\text{GW}}$ | 38 | P6 | A1 |
| 3 | A7 | $\overline{\text{BWE}}$ | 39 | R4 | A |
| 4 | B8 | $\overline{\text{OE}}$ | 40 | P4 | A |
| 5 | A8 | $\overline{\text{ADSC}}$ | 41 | R3 | A |
| 6 | B9 | $\overline{\text{ADSP}}$ | 42 | P3 | A |
| 7 | A9 | $\overline{\text{ADV}}$ | 43 | R1 | MODE |
| 8 | B10 | A | 44 | N1 | DQP _D |
| 9 | A10 | A | 45 | L2 | DQ _D |
| 10 | C11 | DQP _B | 46 | K2 | DQ _D |
| 11 | E10 | DQ _B | 47 | J2 | DQ _D |
| 12 | F10 | DQ _B | 48 | M2 | DQ _D |
| 13 | G10 | DQ _B | 49 | M1 | DQ _D |
| 14 | D10 | DQ _B | 50 | L1 | DQ _D |
| 15 | D11 | DQ _B | 51 | K1 | DQ _D |
| 16 | E11 | DQ _B | 52 | J1 | DQ _D |
| 17 | F11 | DQ _B | 53 | Internal | Internal |
| 18 | G11 | DQ _B | 54 | G2 | DQ _C |
| 19 | H11 | ZZ | 55 | F2 | DQ _C |
| 20 | J10 | DQ _A | 56 | E2 | DQ _C |
| 21 | K10 | DQ _A | 57 | D2 | DQ _C |
| 22 | L10 | DQ _A | 58 | G1 | DQ _C |
| 23 | M10 | DQ _A | 59 | F1 | DQ _C |
| 24 | J11 | DQ _A | 60 | E1 | DQ _C |
| 25 | K11 | DQ _A | 61 | D1 | DQ _C |
| 26 | L11 | DQ _A | 62 | C1 | DQP _C |
| 27 | M11 | DQ _A | 63 | B2 | A |
| 28 | N11 | DQP _A | 64 | A2 | A |
| 29 | R11 | A | 65 | A3 | CE ₁ |
| 30 | R10 | A | 66 | B3 | CE ₂ |
| 31 | P10 | A | 67 | B4 | $\overline{\text{BW}}_{\text{D}}$ |
| 32 | R9 | A | 68 | A4 | $\overline{\text{BW}}_{\text{C}}$ |
| 33 | P9 | A | 69 | A5 | $\overline{\text{BW}}_{\text{B}}$ |
| 34 | R8 | A | 70 | B5 | $\overline{\text{BW}}_{\text{A}}$ |
| 35 | P8 | A | 71 | A6 | $\overline{\text{CE}}_{\text{3}}$ |
| 36 | P11 | A | | | |

| CY7C1363C (512 K × 18) | | | | | |
|------------------------|----------|--------------------------|-------|----------|-----------------------------------|
| Bit # | ball ID | Signal Name | Bit # | ball ID | Signal Name |
| 1 | B6 | CLK | 37 | R6 | A0 |
| 2 | B7 | $\overline{\text{GW}}$ | 38 | P6 | A1 |
| 3 | A7 | $\overline{\text{BWE}}$ | 39 | R4 | A |
| 4 | B8 | $\overline{\text{OE}}$ | 40 | P4 | A |
| 5 | A8 | $\overline{\text{ADSC}}$ | 41 | R3 | A |
| 6 | B9 | $\overline{\text{ADSP}}$ | 42 | P3 | A |
| 7 | A9 | $\overline{\text{ADV}}$ | 43 | R1 | MODE |
| 8 | B10 | A | 44 | Internal | Internal |
| 9 | A10 | A | 45 | Internal | Internal |
| 10 | A11 | A | 46 | Internal | Internal |
| 11 | Internal | Internal | 47 | Internal | Internal |
| 12 | Internal | Internal | 48 | N1 | DQP _B |
| 13 | Internal | Internal | 49 | M1 | DQ _B |
| 14 | C11 | DQP _A | 50 | L1 | DQ _B |
| 15 | D11 | DQ _A | 51 | K1 | DQ _B |
| 16 | E11 | DQ _A | 52 | J1 | DQ _B |
| 17 | F11 | DQ _A | 53 | Internal | Internal |
| 18 | G11 | DQ _A | 54 | G2 | DQ _B |
| 19 | H11 | ZZ | 55 | F2 | DQ _B |
| 20 | J10 | DQ _A | 56 | E2 | DQ _B |
| 21 | K10 | DQ _A | 57 | D2 | DQ _B |
| 22 | L10 | DQ _A | 58 | Internal | Internal |
| 23 | M10 | DQ _A | 59 | Internal | Internal |
| 24 | Internal | Internal | 60 | Internal | Internal |
| 25 | Internal | Internal | 61 | Internal | Internal |
| 26 | Internal | Internal | 62 | Internal | Internal |
| 27 | Internal | Internal | 63 | B2 | A |
| 28 | Internal | Internal | 64 | A2 | A |
| 29 | R11 | A | 65 | A3 | $\overline{\text{CE}}_{\text{1}}$ |
| 30 | R10 | A | 66 | B3 | CE ₂ |
| 31 | P10 | A | 67 | Internal | Internal |
| 32 | R9 | A | 68 | Internal | Internal |
| 33 | P9 | A | 69 | A4 | $\overline{\text{BW}}_{\text{B}}$ |
| 34 | R8 | A | 70 | B5 | $\overline{\text{BW}}_{\text{A}}$ |
| 35 | P8 | A | 71 | A6 | $\overline{\text{CE}}_{\text{3}}$ |
| 36 | P11 | A | | | |

Maximum Ratings

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

| | |
|---|---|
| Storage temperature | -65 °C to + 150 °C |
| Ambient temperature with power applied | -55 °C to + 125 °C |
| Supply voltage on V _{DD} relative to GND | -0.5 V to + 4.6 V |
| Supply voltage on V _{DDQ} relative to GND..... | -0.5 V to + V _{DD} |
| DC voltage applied to outputs in tri-state | -0.5 V to V _{DDQ} + 0.5 V |
| DC input voltage | -0.5 V to V _{DD} + 0.5 V |
| Current into outputs (LOW) | 20 mA |
| Static discharge voltage..... | > 2001 V (per MIL-STD-883, method 3015) |
| Latch-up current | > 200 mA |

Operating Range

| Range | Ambient Temperature | V _{DD} | V _{DDQ} |
|------------|---------------------|--------------------|-------------------------------|
| Commercial | 0 °C to +70 °C | 3.3 V – 5% / + 10% | 2.5 V – 5% to V _{DD} |
| Industrial | -40 °C to +85 °C | | |
| Automotive | -40 °C to +125 °C | | |

Electrical Characteristics

Over the Operating Range ^[16, 17]

| Parameter | Description | Test Conditions | Min | Max | Unit |
|-------------------------|--|---|-------|-------------------------|------|
| V _{DD} | Power supply voltage | | 3.135 | 3.6 | V |
| V _{DDQ} | I/O supply voltage | for 3.3 V I/O | 3.135 | V _{DD} | V |
| | | for 2.5 V I/O | 2.375 | 2.625 | V |
| V _{OH} | Output HIGH voltage | for 3.3 V I/O, I _{OH} = -4.0 mA | 2.4 | - | V |
| | | for 2.5 V I/O, I _{OH} = -1.0 mA | 2.0 | - | V |
| V _{OL} | Output LOW voltage | for 3.3 V I/O, I _{OL} = 8.0 mA | - | 0.4 | V |
| | | for 2.5 V I/O, I _{OL} = 1.0 mA | - | 0.4 | V |
| V _{IH} | Input HIGH voltage ^[16] | for 3.3 V I/O | 2.0 | V _{DD} + 0.3 V | V |
| | | for 2.5 V I/O | 1.7 | V _{DD} + 0.3 V | V |
| V _{IL} | Input LOW voltage ^[16] | for 3.3 V I/O | -0.3 | 0.8 | V |
| | | for 2.5 V I/O | -0.3 | 0.7 | V |
| I _X | Input leakage current except ZZ and MODE | GND ≤ V _I ≤ V _{DDQ} | -5 | 5 | μA |
| | Input current of MODE | Input = V _{SS} | -30 | - | μA |
| | | Input = V _{DD} | - | 5 | μA |
| | Input current of ZZ | Input = V _{SS} | -5 | - | μA |
| Input = V _{DD} | | - | 30 | μA | |
| I _{OZ} | Output leakage current | GND ≤ V _I ≤ V _{DDQ} , output disabled | -5 | 5 | μA |

Notes

16. Overshoot: V_{IH}(AC) < V_{DD} + 1.5 V (Pulse width less than t_{CYC/2}), undershoot: V_{IL}(AC) > -2 V (Pulse width less than t_{CYC/2}).
 17. T_{Power-up}: Assumes a linear ramp from 0 V to V_{DD}(min) within 200 ms. During this time V_{IH} < V_{DD} and V_{DDQ} ≤ V_{DD}.

Neutron Soft Error Immunity

| Parameter | Description | Test Conditions | Typ | Max* | Unit |
|-----------|---------------------------|-----------------|-----|------|---------|
| LSBU | Logical single-bit upsets | 25 °C | 361 | 394 | FIT/Mb |
| LMBU | Logical multi-bit upsets | 25 °C | 0 | 0.01 | FIT/Mb |
| SEL | Single event latch up | 85 °C | 0 | 0.1 | FIT/Dev |

* No LMBU₂ or SEL events occurred during testing; this column represents a statistical χ^2 , 95% confidence limit calculation. For more details refer to Application Note AN54908 "Accelerated Neutron SER Testing and Calculation of Terrestrial Failure Rates"

Electrical Characteristics

Over the Operating Range (continued)^[16, 17]

| Parameter | Description | Test Conditions | Min | Max | Unit | |
|------------------|---|---|------------------------------------|-----|------|----|
| I _{DD} | V _{DD} operating supply current | V _{DD} = Max, I _{OUT} = 0 mA, f = f _{MAX} = 1/t _{CYC} | 7.5 ns cycle, 133 MHz | – | 250 | mA |
| | | | 10 ns cycle, 100 MHz | – | 180 | |
| I _{SB1} | Automatic CE power-down current—TTL inputs | Max V _{DD} , device deselected, V _{IN} ≥ V _{IH} or V _{IN} ≤ V _{IL} , f = f _{MAX} , inputs switching | All speeds (Commercial/Industrial) | – | 110 | mA |
| | | | 10 ns cycle, 100 MHz (Automotive) | – | 150 | mA |
| I _{SB2} | Automatic CE power-down Current—CMOS inputs | Max V _{DD} , device deselected, V _{IN} ≥ V _{DD} – 0.3 V or V _{IN} ≤ 0.3 V, f = 0, inputs static | All speeds | – | 40 | mA |
| I _{SB3} | Automatic CE power-down current—CMOS inputs | Max V _{DD} , device deselected, V _{IN} ≥ V _{DDQ} – 0.3 V or V _{IN} ≤ 0.3 V, f = f _{MAX} , inputs switching | All speeds (Commercial/Industrial) | – | 100 | mA |
| | | | 10 ns cycle, 100 MHz (Automotive) | – | 120 | mA |
| I _{SB4} | Automatic CE power-down current—TTL inputs | Max V _{DD} , device deselected, V _{IN} ≥ V _{IH} or V _{IN} ≤ V _{IL} , f = 0, inputs static | All speeds (Commercial/Industrial) | – | 40 | mA |
| | | | 10 ns cycle, 100 MHz (Automotive) | – | 60 | mA |

Capacitance^[18]




| Parameter | Description | Test Conditions | 100 TQFP Max | 119 BGA Max | 165 FBGA Max | Unit |
|------------------|--------------------------|--|--------------|-------------|--------------|------|
| C _{IN} | Input capacitance | T _A = 25 °C, f = 1 MHz, V _{DD} = 3.3 V, V _{DDQ} = 2.5 V | 5 | 5 | 5 | pF |
| C _{CLK} | Clock input capacitance | | 5 | 5 | 5 | pF |
| C _{I/O} | Input/output capacitance | | 5 | 7 | 7 | pF |

Thermal Resistance^[18]




| Parameter | Description | Test Conditions | 100 TQFP Package | 119 BGA Package | 165 FBGA Package | Unit |
|-----------------|--|--|------------------|-----------------|------------------|------|
| θ _{JA} | Thermal resistance (junction to ambient) | Test conditions follow standard test methods and procedures for measuring thermal impedance, according to EIA/JESD51 | 29.41 | 34.1 | 16.8 | °C/W |
| θ _{JC} | Thermal resistance (junction to case) | | 6.31 | 14.0 | 3.0 | °C/W |

Figure 5. AC Test Loads and Waveforms

3.3 V I/O Test Load



2.5 V I/O Test Load



Note

18. Tested initially and after any design or process change that may affect these parameters.

Switching Characteristics

Over the Operating Range^[19, 20]

| Parameter | Description | -133 | | -100 | | Unit |
|---------------------|--|------|-----|------|-----|------|
| | | Min | Max | Min | Max | |
| t_{POWER} | V_{DD} (Typical) to the first access ^[21] | 1 | – | 1 | – | ms |
| Clock | | | | | | |
| t_{CYC} | Clock cycle time | 7.5 | – | 10 | – | ns |
| t_{CH} | Clock HIGH | 3.0 | – | 4.0 | – | ns |
| t_{CL} | Clock LOW | 3.0 | – | 4.0 | – | ns |
| Output Times | | | | | | |
| t_{CDV} | Data output valid after CLK rise | – | 6.5 | – | 8.5 | ns |
| t_{DOH} | Data output hold after CLK rise | 2.0 | – | 2.0 | – | ns |
| t_{CLZ} | Clock to low Z ^[22, 23, 24] | 0 | – | 0 | – | ns |
| t_{CHZ} | Clock to high Z ^[22, 23, 24] | – | 3.5 | – | 3.5 | ns |
| t_{OEV} | \overline{OE} LOW to output valid | – | 3.5 | – | 3.5 | ns |
| t_{OELZ} | \overline{OE} LOW to output low Z ^[22, 23, 24] | 0 | – | 0 | – | ns |
| t_{OEHZ} | \overline{OE} HIGH to output high Z ^[22, 23, 24] | – | 3.5 | – | 3.5 | ns |
| Set-up Times | | | | | | |
| t_{AS} | Address setup before CLK rise | 1.5 | – | 1.5 | – | ns |
| t_{ADS} | \overline{ADSP} , \overline{ADSC} setup before CLK rise | 1.5 | – | 1.5 | – | ns |
| t_{ADVS} | \overline{ADV} setup before CLK rise | 1.5 | – | 1.5 | – | ns |
| t_{WES} | \overline{GW} , \overline{BWE} , $\overline{BW}_{[A:D]}$ setup before CLK rise | 1.5 | – | 1.5 | – | ns |
| t_{DS} | Data input setup before CLK rise | 1.5 | – | 1.5 | – | ns |
| t_{CES} | Chip enable setup | 1.5 | – | 1.5 | – | ns |
| Hold Times | | | | | | |
| t_{AH} | Address hold after CLK rise | 0.5 | – | 0.5 | – | ns |
| t_{ADH} | \overline{ADSP} , \overline{ADSC} hold after CLK rise | 0.5 | – | 0.5 | – | ns |
| t_{WEH} | \overline{GW} , \overline{BWE} , $\overline{BW}_{[A:D]}$ hold after CLK rise | 0.5 | – | 0.5 | – | ns |
| t_{ADVH} | \overline{ADV} hold after CLK rise | 0.5 | – | 0.5 | – | ns |
| t_{DH} | Data input hold after CLK rise | 0.5 | – | 0.5 | – | ns |
| t_{CEH} | Chip enable hold after CLK rise | 0.5 | – | 0.5 | – | ns |

Notes

19. Timing reference level is 1.5 V when $V_{DDQ} = 3.3$ V and is 1.25 V when $V_{DDQ} = 2.5$ V.

20. Test conditions shown in (a) of AC Test Loads unless otherwise noted.

21. This part has a voltage regulator internally; t_{POWER} is the time that the power needs to be supplied above V_{DD} (minimum) initially, before a read or write operation can be initiated.


22. t_{CHZ} , t_{CLZ} , t_{OELZ} , and t_{OEHZ} are specified with AC test conditions shown in part (b) of AC Test Loads. Transition is measured ± 200 mV from steady-state voltage.

23. At any given voltage and temperature, t_{OEHZ} is less than t_{OELZ} and t_{CHZ} is less than t_{CLZ} to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve high Z prior to low Z under the same system conditions.

24. This parameter is sampled and not 100% tested.

Timing Diagrams

Figure 6. Read Cycle Timing^[25]




Note

25. On this diagram, when \overline{CE} is LOW: \overline{CE}_1 is LOW, CE_2 is HIGH and \overline{CE}_3 is LOW. When \overline{CE} is HIGH: \overline{CE}_1 is HIGH or CE_2 is LOW or \overline{CE}_3 is HIGH.

Timing Diagrams (continued)

Figure 7. Write Cycle Timing^[26, 27]




Notes

- 26. On this diagram, when \overline{CE} is LOW: \overline{CE}_1 is LOW, \overline{CE}_2 is HIGH and \overline{CE}_3 is LOW. When \overline{CE} is HIGH: \overline{CE}_1 is HIGH or \overline{CE}_2 is LOW or \overline{CE}_3 is HIGH.
- 27. Full width write can be initiated by either \overline{GW} LOW; or by \overline{GW} HIGH, \overline{BWE} LOW and \overline{BW}_X LOW.

Timing Diagrams (continued)

Figure 8. Read/Write Cycle Timing^[28, 29, 30]



Notes


28. On this diagram, when \overline{CE} is LOW: \overline{CE}_1 is LOW, \overline{CE}_2 is HIGH and \overline{CE}_3 is LOW. When \overline{CE} is HIGH: \overline{CE}_1 is HIGH or \overline{CE}_2 is LOW or \overline{CE}_3 is HIGH.

29. The data bus (Q) remains in high Z following a WRITE cycle, unless a new read access is initiated by ADSP or ADSC.

30. \overline{GW} is HIGH.

Timing Diagrams (continued)

Figure 9. ZZ Mode Timing^[31, 32]



Notes

- 31. Device must be deselected when entering ZZ mode. See Cycle Descriptions table for all possible signal conditions to deselect the device.
- 32. DQs are in high Z when exiting ZZ sleep mode.

Ordering Information


The table below contains only the parts that are currently available. If you don't see what you are looking for, please contact your local sales representative. For more information, visit the Cypress website at www.cypress.com and refer to the product summary page at <http://www.cypress.com/products>

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives and distributors. To find the office closest to you, visit us at <http://www.cypress.com/go/datasheet/offices>

| Speed (MHz) | Ordering Code | Package Diagram | Part and Package Type | Operating Range |
|-------------|-------------------|-----------------|--|-----------------|
| 133 | CY7C1361C-133AXC | 51-85050 | 100-pin Thin Quad Flat Pack (14 × 20 × 1.4 mm) Pb-free (3 Chip Enable) | Commercial |
| | CY7C1363C-133AXC | | | |
| | CY7C1361C-133AJXC | 51-85050 | 100-pin Thin Quad Flat Pack (14 × 20 × 1.4 mm) Pb-free (2 Chip Enable) | |
| | CY7C1363C-133AJXC | | | |
| | CY7C1361C-133AXI | 51-85050 | 100-pin Thin Quad Flat Pack (14 × 20 × 1.4 mm) Pb-free (3 Chip Enable) | Industrial |
| 100 | CY7C1361C-100AXC | 51-85050 | 100-pin Thin Quad Flat Pack (14 × 20 × 1.4 mm) Pb-free (3 Chip Enable) | Commercial |
| | CY7C1361C-100BGC | 51-85115 | 119-ball Ball Grid Array (14 × 22 × 2.4 mm) | |
| 100 | CY7C1361C-100AXE | 51-85050 | 100-pin Thin Quad Flat Pack (14 × 20 × 1.4 mm) Pb-free | Automotive |


Ordering Code Definitions

CY7C 13XX C - XXX XXX X




Package Diagrams

Figure 10. 100-pin TQFP (14 × 20 × 1.4 mm), 51-85050




51-85050 *C

Figure 11. 119-ball BGA (14 × 22 × 2.4 mm), 51-85115



51-85115 *C

Figure 12. 165-ball FPBGA (13 × 15 × 1.4 mm), 51-85180



Acronyms

| Acronym | Description |
|---------|---|
| BGA | ball grid array |
| CMOS | complementary metal oxide semiconductor |
| CE | chip enable |
| CEN | clock enable |
| FPBGA | fine-pitch ball grid array |
| I/O | input/output |
| JTAG | Joint Test Action Group |
| LSB | least significant bit |
| MSB | most significant bit |
| OE | output enable |
| SRAM | static random access memory |
| TCK | test clock |
| TMS | test mode select |
| TDI | test data-in |
| TDO | test data-out |
| TQFP | thin quad flat pack |
| WE | write enable |
| TTL | transistor–transistor logic |

Document Conventions

Units of Measure

| Symbol | Unit of Measure |
|--------|-----------------|
| ns | nano seconds |
| V | Volts |
| μA | micro Amperes |
| mA | milli Amperes |
| mm | milli meter |
| ms | milli seconds |
| MHz | Mega Hertz |
| pF | pico Farad |
| W | Watts |
| °C | degree Celcius |
| % | percent |

Document History Page

| Document Title: CY7C1361C/CY7C1363C 9-Mbit (256 K × 36/512 K × 18) Flow-through SRAM Document Number: 38-05541 | | | | |
|---|---------|-----------------|-----------------|---|
| REV. | ECN NO. | Submission Date | Orig. of Change | Description of Change |
| ** | 241690 | See ECN | RKF | New data sheet |
| *A | 278969 | See ECN | RKF | Changed Boundary Scan order to match the B rev of these devices. |
| *B | 332059 | See ECN | PCI | Removed 117-MHz Speed Bin Address expansion pins/balls in the pinouts for all packages are modified as per JEDEC standard Added Address Expansion pins in the Pin Definitions Table Changed Device Width (23:18) for 119-BGA from 000001 to 101001 Added separate row for 165 -FBGA Device Width (23:18) Changed I _{DDZZ} from 35 mA to 50 mA Changed I _{SB1} and I _{SB3} from 40 mA to 110 and 100 mA, respectively Modified V _{OL} , V _{OH} test conditions Corrected I _{SB4} Test Condition from (V _{IN} ≥ V _{DD} - 0.3V or V _{IN} ≤ 0.3V) to (V _{IN} ≥ V _{IH} or V _{IN} ≤ V _{IL}) in the Electrical Characteristics table Changed θ_{JA} and θ_{JC} for TQFP Package from 25 and 9 °C/W to 29.41 and 6.13 °C/W respectively Changed θ_{JA} and θ_{JC} for BGA Package from 25 and 6 °C/W to 34.1 and 14.0 °C/W respectively Changed θ_{JA} and θ_{JC} for FBGA Package from 27 and 6 °C/W to 16.8 and 3.0 °C/W respectively Added lead-free information for 100-pin TQFP, 119 BGA and 165 FBGA packages Updated Ordering Information Table |
| *C | 377095 | See ECN | PCI | Changed I _{SB2} from 30 to 40 mA Modified test condition in note# 14 from V _{IH} ≤ V _{DD} to V _{IH} < V _{DD} |
| *D | 408298 | See ECN | RXU | Changed address of Cypress Semiconductor Corporation on Page# 1 from "3901 North First Street" to "198 Champion Court" Changed tri state to tri-state. Modified "Input Load" to "Input Leakage Current except ZZ and MODE" in the Electrical Characteristics Table. Replaced Package Name column with Package Diagram in the Ordering Information table. Updated the ordering information. |
| *E | 433033 | See ECN | NXR | Included Automotive range. |
| *F | 501793 | See ECN | VKN | Added the Maximum Rating for Supply Voltage on V _{DDQ} Relative to GND Changed t _{TH} , t _{TL} from 25 ns to 20 ns and t _{TDOV} from 5 ns to 10 ns in TAP AC Switching Characteristics table. Updated the Ordering Information table. |
| *G | 2756340 | 08/26/2009 | VKN/AESA | Updated template Included Soft Error Immunity Data Modified Ordering Information table by including parts that are available and modified the disclaimer for the Ordering information. |
| *H | 3036754 | 09/23/2010 | NJY | Added Ordering Code Definitions . Updated Package Diagrams . Added Acronyms and Units of Measure . Minor edits and updated in new template. |
| *I | 3050869 | 10/07/2010 | NJY | Removed CY7C1363C-133AJX1 part from Ordering Information . |
| *J | 3096309 | 11/28/2010 | NJY | Minor edits and updated Pin Definitions . |

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

Products

| | |
|--------------------------|--|
| Automotive | cypress.com/go/automotive |
| Clocks & Buffers | cypress.com/go/clocks |
| Interface | cypress.com/go/interface |
| Lighting & Power Control | cypress.com/go/powerpsoc cypress.com/go/plc |
| Memory | cypress.com/go/memory |
| Optical & Image Sensing | cypress.com/go/image |
| PSoC | cypress.com/go/psoc |
| Touch Sensing | cypress.com/go/touch |
| USB Controllers | cypress.com/go/USB |
| Wireless/RF | cypress.com/go/wireless |

PSoC Solutions

psoc.cypress.com/solutions
PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2004-2010. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.