

8 Mbit (512K x 16) Static RAM

Features

■ Thin small outline package (TSOP) I package configurable as 512K x 16 or 1M x 8 static RAM (SRAM)

■ High speed: 45 ns

■ Temperature ranges
□ Industrial: -40°C to +85°C
□ Automotive-A: -40°C to +85°C
□ Automotive-E: -40°C to +125°C

■ Wide voltage range: 2.20V to 3.60V ■ Pin compatible with CY62157DV30

■ Ultra low standby power

Typical standby current: 2 μA

□ Maximum standby current: 8 μA (Industrial)

■ Ultra low active power

□ Typical active current: 1.8 mA at f = 1 MHz

■ Easy memory expansion with \overline{CE}_1 , CE_2 , and \overline{OE} features

■ Automatic power down when deselected

 Complementary Metal Oxide Semiconductor (CMOS) for optimum speed and power

Available in Pb-free and non Pb-free 48-Ball very fine ball grid array (VFBGA), Pb-free 44-Pin TSOP II and 48-Pin TSOP I packages


Functional Description

The CY62157EV30 is a high performance CMOS static RAM organized as 512K words by 16 bits. This device features advanced circuit design to provide ultra low active current. This is ideal for providing More Battery Life[™] (MoBL[®]) in portable applications such as cellular telephones. The device also has an automatic power down feature that significantly reduces power consumption when addresses are not toggling. Place the device into standby mode when deselected (\overline{CE}_1 HIGH or \overline{CE}_2 LOW or both \overline{BHE} and \overline{BLE} are HIGH). The input or output pins (I/O₀ through I/O₁₅) are placed in a high impedance state when the device is deselected (\overline{CE}_1 HIGH or \overline{CE}_2 LOW), the outputs are disabled (\overline{OE} HIGH), Byte High Enable and Byte Low Enable are disabled (\overline{BHE} , \overline{BLE} HIGH), or a write operation is active (\overline{CE}_1 LOW, \overline{CE}_2 HIGH and \overline{WE} LOW).

To write to the device, take Chip Enable $(\overline{CE}_1 \text{ LOW})$ and $CE_2 \text{ HIGH}$) and Write Enable (\overline{WE}) inputs LOW. If Byte Low Enable (\overline{BLE}) is LOW, then data from I/O pins $(I/O_0 \text{ through } I/O_7)$ is written into the location specified on the address pins $(A_0 \text{ through } A_{18})$. If Byte High Enable (\overline{BHE}) is LOW, then data from I/O pins $(I/O_8 \text{ through } I/O_{15})$ is written into the location specified on the address pins $(A_0 \text{ through } A_{18})$.

To read from the device, take Chip Enable ($\overline{\text{CE}}_1$ LOW and CE₂ HIGH) and Output Enable ($\overline{\text{OE}}$) LOW while forcing the Write Enable ($\overline{\text{WE}}$) HIGH. If Byte Low Enable ($\overline{\text{BLE}}$) is LOW, then data from the memory location specified by the address pins appear on I/O₀ to I/O₇. If Byte High Enable (BHE) is LOW, then data from memory appears on I/O₈ to I/O₁₅. See the Truth Table on page 11 for a complete description of read and write modes.

For best practice recommendations, refer to the Cypress application note AN1064, SRAM System Guidelines.



Cypress Semiconductor Corporation
Document #: 38-05445 Rev. *H

198 Champion Court

San Jose, CA 95134-1709 • 408-943-2600 Revised December 20, 2010





Contents

Pin Configuration	3
Product Portfolio	
Maximum Ratings	
Operating Range	
Electrical Characteristics	
Capacitance	5
Thermal Resistance	
Data Retention Characteristics	
Data Retention Waveform	
Switching Characteristics	

Switching Waveforms	8
Truth Table	11
Ordering Information	12
Ordering Code Definitions	12
Package Diagrams	13
Document History Page	
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	17
PSoC Solutions	17



Pin Configuration

Figure 1. 48-Ball VFBGA (Top View) [2]




Figure 2. 44-Pin TSOP II (Top View) [3]





Figure 3. 48-Pin TSOP I (512K x 16/1M x 8) (Top View) [2, 4]



Product Portfolio

					Power Dissipation						
Product	Pango	Vc	V _{CC} Range (V) Speed (ns) Operati		perating	I _{CC} , (m	A)	Standb	y, I _{SB2}		
Product	Range			(,	f = 1 MHz		f = 1	max	(µ	A)	
		Min	Typ [1]	Max		Typ [1]	Max	Typ [1]	Max	Typ [1]	Max
CY62157EV30LL	Industrial/ Auto-A	2.2	3.0	3.6	45	1.8	3	18	25	2	8
	Auto-E	2.2	3.0	3.6	55	1.8	4	18	35	2	30

Notes

- 1. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at $V_{CC} = V_{CC(typ)}$, $T_A = 25^{\circ}C$.
- NC pins are not connected on the die.
- 3. The 44-TSOP II package has only one chip enable (CE) pin.
- The BYTE pin in the 48-TSOP I package must be tied HIGH to use the device as a 512<u>K × 16 SR</u>AM. The 48-TSOP I package can also be used as a 1M × 8 SRAM by tying the BYTE signal LOW. In the 1M x 8 configuration, Pin 45 is A19, while BHE, BLE and I/O8 to I/O14 pins are not used (NC).



Maximum Ratings

Exceeding the maximum ratings may impair the useful life of the device. User guidelines are not tested.

Storage Temperature-65°C to + 150°C

Ambient Temperature with

Power Applied55°C to + 125°C

Supply Voltage to Ground

Potential-0.3V to 3.9V (V_{CCmax} + 0.3V)

DC Voltage Applied to Outputs in High-Z State $^{[5,\ 6]}$ -0.3V to 3.9V (V $_{CCmax}$ + 0.3V)

DC Input Voltage $^{[5, 6]}$-0.3V to 3.9V ($V_{CC max} + 0.3V$)

Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage(MIL-STD-883, Method 3015)	> 2001V
Latch Up Current	> 200 mA

Operating Range

Device	Range	Ambient Temperature	V _{CC} ^[7]
CY62157EV30LL	Industrial/ Auto-A	–40°C to +85°C	2.2V to 3.6V
	Auto-E	–40°C to +125°C	

Electrical Characteristics

Over the Operating Range

	5	Test Conditions		45 n	45 ns (Ind'I/Auto-A)			55 ns (Auto-E)		
Parameter	Description			Min	Typ [8]	Max	Min	Typ [8]	Max	Unit
V _{OH}	Output HIGH	I _{OH} = -0.1 mA		2.0			2.0			V
	voltage	$I_{OH} = -1.0 \text{ mA}, V$	/ _{CC} ≥ 2.70V	2.4			2.4			V
V _{OL}	Output LOW	I _{OL} = 0.1 mA				0.4			0.4	V
	voltage	I_{OL} = 2.1mA, V_{C}	_C ≥ 2.70V			0.4			0.4	V
V _{IH}	Input HIGH	V_{CC} = 2.2V to 2.	7V	1.8		V _{CC} + 0.3	1.8		V _{CC} + 0.3	V
	voltage	$V_{CC} = 2.7V \text{ to } 3.$	6V	2.2		V _{CC} + 0.3	2.2		V _{CC} + 0.3	V
V _{IL}	Input LOW	$V_{CC} = 2.2V \text{ to } 2.2V $	7V	-0.3		0.6	-0.3		0.6	V
	voltage	$V_{CC} = 2.7V \text{ to } 3.$	6V	-0.3		0.8	-0.3		0.8	V
I _{IX}	Input leakage current	$GND \le V_1 \le V_{CC}$		-1		+1	-4		+4	μА
I _{OZ}	Output leakage current	$GND \leq V_O \leq V_CC$, Output Disabled	-1		+1	-4		+4	μА
I _{CC}	V _{CC} operating	$f = f_{max} = 1/t_{RC}$	$V_{CC} = V_{CCmax}$		18	25		18	35	
	supply current	f = 1 MHz	I _{OUT} = 0 mA CMOS levels		1.8	3		1.8	4	mA
I _{SB1}	Automatic CE power down current—CMOS inputs				2	8		2	30	μА
I _{SB2} ^[9]	Automatic CE power down current—CMOS inputs	$\overline{\text{CE}}_1 \ge \text{V}_{\text{CC}} - 0.2 \text{V or CE}_2 \le 0.2 \text{V},$ $\text{V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.2 \text{V or V}_{\text{IN}} \le 0.2 \text{V},$ $\text{f} = 0, \text{V}_{\text{CC}} = 3.60 \text{V}$			2	8		2	30	μА

Notes

- 5. $V_{IL(min)} = -2.0V$ for pulse durations less than 20 ns.

- $V_{\rm IL(min)}$ = -2.0V for pulse durations less than 20 ns. $V_{\rm IL(max)} = V_{\rm CC} + 0.75V$ for pulse durations less than 20 ns. $V_{\rm IL(max)} = V_{\rm CC} + 0.75V$ for pulse durations less than 20 ns. Full device AC operation assumes a 100 μ s ramp time from 0 to $V_{\rm CC}$ (min) and 200 μ s wait time after $V_{\rm CC}$ stabilization. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at $V_{\rm CC} = V_{\rm CC(typ)}$, $V_{\rm A} = 25~{\rm ^{\circ}C}$. Chip enables ($\overline{\rm CE}_1$ and $\overline{\rm CE}_2$), byte enables ($\overline{\rm BHE}$ and $\overline{\rm BLE}$) and $\overline{\rm BYTE}$ (48 TSOP I only) need to be tied to CMOS levels to meet the $V_{\rm BSE}/V_{\rm CCDR}$ spec. Other inputs can be left fine to the contraction of the c



Capacitance

Tested initially and after any design or process changes that may affect these parameters.


Parameter	Description	Test Conditions	Max	Unit
C _{IN}	Input capacitance	$T_A = 25^{\circ}C$, f = 1 MHz,	10	pF
C _{OUT}	Output capacitance	$V_{CC} = V_{CC(typ)}$	10	pF

Thermal Resistance

Tested initially and after any design or process changes that may affect these parameters.

Parameter	Description	Test Conditions	BGA	TSOP I	TSOP II	Unit
Θ_{JA}	Thermal resistance (Junction to Ambient)	Still air, soldered on a 3 × 4.5 inch, two-layer printed circuit board	72	74.88	76.88	°C/W
Θ _{JC}	Thermal resistance (Junction to Case)		8.86	8.6	13.52	°C/W

Figure 4. AC Test Loads and Waveforms



Parameters	2.5V	3.0V	Unit
R1	16667	1103	Ω
R2	15385	1554	Ω
R _{TH}	8000	645	Ω
V_{TH}	1.20	1.75	V

[+] Feedback




Data Retention Characteristics

Over the Operating Range

Parameter	Description	Conditions	Min	Typ [10]	Max	Unit	
V_{DR}	V _{CC} for data retention			1.5			V
I _{CCDR}	Data retention current	V_{CC} = 1.5V, $\overline{CE}_1 \ge V_{CC} - 0.2V$, $CE_2 \le 0.2V$, $V_{IN} \ge V_{CC} - 0.2V$ or $V_{IN} \le 0.2V$	Industrial/ Auto-A		2	5	μА
			Auto-E			30	
t _{CDR} [11]	Chip deselect to data retention time			0			ns
t _R ^[12]	Operation recovery time			t _{RC}			ns

Data Retention Waveform

Figure 5. Data Retention Waveform [13]



- 10. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.

 11. Tested initially and after any design or process changes that may affect these parameters.

 12. <u>Full device</u> operation requires <u>linear</u> V_{CC} ramp from V_{DR} to V_{CC(min)} ≥ 100 μs or stable at V_{CC(min)} ≥ 100 μs.

 13. <u>BHE.BLE</u> is the AND of both BHE and BLE. Deselect the chip by either disabling chip enable signals or by disabling both <u>BHE</u> and <u>BLE</u>.



Switching Characteristics

Over the Operating Range^[14, 15]

Damanatan	Donasis di su	45 ns (Inc	d'I/Auto-A)	55 ns (Auto-E)	11!4
Parameter	Description -	Min	Max	Min	Max	Unit
Read Cycle					•	
t _{RC}	Read cycle time	45		55		ns
t _{AA}	Address to data valid		45		55	ns
t _{OHA}	Data hold from address change	10		10		ns
t _{ACE}	CE ₁ LOW and CE ₂ HIGH to data valid		45		55	ns
t _{DOE}	OE LOW to data valid		22		25	ns
t _{LZOE}	OE LOW to LOW-Z ^[16]	5		5		ns
t _{HZOE}	OE HIGH to High-Z ^[16, 17]		18		20	ns
t _{LZCE}	CE ₁ LOW and CE ₂ HIGH to Low-Z ^[16]	10		10		ns
t _{HZCE}	CE ₁ HIGH and CE ₂ LOW to High-Z ^[16, 17]		18		20	ns
t _{PU}	CE ₁ LOW and CE ₂ HIGH to power up	0		0		ns
t _{PD}	CE ₁ HIGH and CE ₂ LOW to power down		45		55	ns
t _{DBE}	BLE/BHE LOW to data valid		45		55	ns
t _{LZBE}	BLE/BHE LOW to Low-Z ^[16, 18]	5		10		ns
t _{HZBE}	BLE/BHE HIGH to HIGH-Z ^[16, 17]		18		20	ns
Write Cycle ^[19]					•	
t _{WC}	Write cycle time	45		55		ns
t _{SCE}	CE ₁ LOW and CE ₂ HIGH to write end	35		40		ns
t _{AW}	Address setup to write end	35		40		ns
t_{HA}	Address hold from write end	0		0		ns
t _{SA}	Address setup to write start	0		0		ns
t _{PWE}	WE pulse width	35		40		ns
t _{BW}	BLE/BHE LOW to write end	35		40		ns
t _{SD}	Data setup to write end	25		25		ns
t _{HD}	Data hold from write end	0		0		ns
t _{HZWE}	WE LOW to High-Z ^[16, 17]		18		20	ns
t _{LZWE}	WE HIGH to Low-Z ^[16]	10		10		ns

Notes

 ^{14.} Test conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns or less, timing reference levels of V_{CC(typ)}/2, input pulse levels of 0 to V_{CC(typ)}, and output loading of the specified I_{OL}/I_{OH} as shown in the AC Test Loads and Waveforms on page 5.
 15. AC timing parameters are subject to byte enable signals (BHE or BLE) not switching when chip is disabled. See application note AN13842 for further clarification.

^{16.} At any temperature and voltage condition, t_{HZCE} is less than t_{LZCE} , t_{HZBE} is less than t_{LZOE} , and t_{HZOE} , and t_{HZWE} is less than t_{LZWE} for any device. 17. t_{HZOE} , t_{HZOE} , t_{HZDE} , and t_{HZWE} transitions are measured when the outputs enter a high-impedance state.

^{18.} If both byte enables are toggled together, this value is 10 ns.

^{19.} The internal write time of the memory is defined by the overlap of WE, CE = V_{IL}, BHE, BLE or both = V_{IL}, and CE₂ = V_{IH}. All signals must be active to initiate a write and any of these signals can terminate a write by going inactive. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.



Switching Waveforms

Figure 6 shows Address Transition Controlled read cycle waveforms.^[20, 21]

Figure 6. Read Cycle No. 1





Figure 7 shows \overline{OE} Controlled read cycle waveforms. [21, 22]

Figure 7. Read Cycle No. 2



- 20. The device is continuously selected. \overline{OE} , $\overline{CE}_1 = V_{IL}$, \overline{BHE} , \overline{BLE} , or both = V_{IL} , and $\overline{CE}_2 = V_{IH}$. 21. \overline{WE} is HIGH for read cycle.
- 22. Address valid before or similar to \overline{CE}_1 , \overline{BHE} , \overline{BLE} transition LOW and CE_2 transition HIGH.



Switching Waveforms (continued)

Figure 8 shows WE Controlled write cycle waveforms. [23, 24, 25]

Figure 8. Write Cycle No. 1





Figure 9 shows \overline{CE}_1 or CE_2 Controlled write cycle waveforms. [23, 24, 25]

Figure 9. Write Cycle No. 1



- 23. The internal write time of the memory is defined by the overlap of WE, CE = V_{IL}, BHE, BLE or both = V_{IL}, and CE₂ = V_{IH}. All signals must be active to initiate a write and any of these signals can terminate a write by going inactive. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.
- terminates the write.

 24. Data I/O is high impedance if $\overline{OE} = V_{IH}$.

 25. If \overline{CE}_1 goes HIGH and \overline{CE}_2 goes LOW simultaneously with $\overline{WE} = V_{IH}$, the output remains in a high impedance state.

 26. During this period, the I/Os are in output state. Do not apply input signals.

[+] Feedback



Switching Waveforms (continued)

Figure 10 shows WE Controlled, OE LOW write cycle waveforms.^[27]

Figure 10. Write Cycle No. 3





Figure 11 shows BHE/BLE Controlled, OE LOW write cycle waveforms.^[27]

Figure 11. Write Cycle No. 4



Notes ____ 27. If $\overline{\text{CE}}_1$ goes HIGH and CE_2 goes LOW simultaneously with $\overline{\text{WE}}$ = V_{IH} , the output remains in a high impedance state. 28. During this period, the I/Os are in output state. Do not apply input signals.



Truth Table

CE ₁	CE ₂	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
Н	X ^[29]	Х	Х	Х	Х	High-Z	Deselect/power down	Standby (I _{SB})
X ^[29]	L	Х	Х	Х	Х	High-Z	Deselect/power down	Standby (I _{SB})
X ^[29]	X ^[29]	Х	Х	Н	Н	High-Z	Deselect/power down	Standby (I _{SB})
L	Н	Н	L	L	L	Data Out (I/O ₀ –I/O ₁₅)	Read	Active (I _{CC})
L	Н	Н	L	Н	L	Data Out (I/O ₀ –I/O ₇); High-Z (I/O ₈ –I/O ₁₅)	Read	Active (I _{CC})
L	Н	Н	L	L	Н	High-Z (I/O ₀ –I/O ₇); Data Out (I/O ₈ –I/O ₁₅)	Read	Active (I _{CC})
L	Н	Н	Н	L	Н	High-Z	Output disabled	Active (I _{CC})
L	Н	Н	Н	Н	L	High-Z	Output disabled	Active (I _{CC})
L	Н	Н	Н	L	L	High-Z	Output disabled	Active (I _{CC})
L	Н	L	Х	L	L	Data In (I/O ₀ –I/O ₁₅)	Write	Active (I _{CC})
L	Н	L	Х	Н	L	Data In (I/O ₀ –I/O ₇); High-Z (I/O ₈ –I/O ₁₅)	Write	Active (I _{CC})
L	Н	L	Х	L	Н	High-Z (I/O ₀ –I/O ₇); Data In (I/O ₈ –I/O ₁₅)	Write	Active (I _{CC})

Note
29. The 'X' (Don't care) state for the Chip enables in the truth table refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted




Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
45	CY62157EV30LL-45BVI 51-851		48-ball very fine pitch ball grid array	Industrial
	CY62157EV30LL-45BVXI	51-85150	48-ball very fine pitch ball grid array (Pb-free)	
	CY62157EV30LL-45ZSXI	51-85087	44-pin thin small outline package type II (Pb-free)	
	CY62157EV30LL-45ZXI	51-85183	48-pin thin small outline package type I (Pb-free)	
	CY62157EV30LL-45BVXA	51-85150	48-ball very fine pitch ball grid array (Pb-free)	Automotive-A
	CY62157EV30LL-45ZSXA	51-85087	44-pin thin small outline package type II (Pb-free)	
	CY62157EV30LL-45ZXA	51-85183	48-pin thin small outline package type I (Pb-free)	
55	CY62157EV30LL-55ZSXE	51-85087	44-pin thin small outline package type II (Pb-free)	Automotive-E
	CY62157EV30LL-55ZXE	51-85183	48-pin thin small outline package type I (Pb-free)	

Contact your local Cypress sales representative for availability of these parts.


Ordering Code Definitions






Package Diagrams

Figure 12. 48-Pin VFBGA (6 x 8 x 1 mm), 51-85150






51-85150-*E



Package Diagrams (continued)


Figure 13. 44-Pin TSOP II, 51-85087





Package Diagrams (continued)

Figure 14. 48-Pin TSOP I (12 mm x 18.4 mm x 1.0 mm), 51-85183



[+] Feedback



Document History Page

Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
**	202940	AJU	See ECN	New Data Sheet
*A	291272	SYT	See ECN	Converted from Advance Information to Preliminary Removed 48-TSOP I Package and the associated footnote Added footnote stating 44 TSOP II Package has only one CE on Page # 2 Changed V_{CC} stabilization time in footnote #7 from 100 μ s to 200 μ s Changed I_{CCDR} from 4 to 4.5 μ A Changed I_{CCDR} from 6 to 10 ns for both 35 and 45 ns Speed Bins Changed I_{DCE} from 15 to 18 ns for 35 ns Speed Bin Changed I_{HZOE} , I_{HZBE} and I_{HZWE} from 12 and 15 ns to 15 and 18 ns for 35 and 45 ns Speed Bins respectively Changed I_{HZCE} from 12 and 15 ns to 18 and 22 ns for 35 and 45 ns Speed Bins respectively Changed I_{SCE} , I_{AW} and I_{BW} from 25 and 40 ns to 30 and 35 ns for 35 and 45 ns Speed Bins respectively Changed I_{SCE} , I_{AW} and I_{BW} from 25 and 40 ns to 30 and 35 ns for 35 and 45 ns Speed Bins respectively Changed I_{SD} from 15 and 20 ns to 18 and 22 ns for 35 and 45 ns Speed Bins respectively Added Lead-Free Package Information
*B	444306	NXR	See ECN	Converted from Preliminary to Final. Changed ball E3 from DNU to NC Removed redundant footnote on DNU. Removed 35 ns speed bin Removed "L" bin Added 48 pin TSOP I package Added Automotive product information. Changed the I_{CC} Typ value from 16 mA to 18 mA and I_{CC} Max value from 28 mA to 25 mA for test condition f = fax = $1/t_{RC}$. Changed the I_{CC} Max value from 2.3 mA to 3 mA for test condition f = 1MHz. Changed the I_{SB1} and I_{SB2} Max value from 4.5 μ A to 8 μ A and Typ value from 0.9 μ A to 2 μ A respectively. Modified ISB1 test condition to include \overline{BHE} , \overline{BLE} Updated Thermal Resistance table. Changed Test Load Capacitance from 50 pF to 30 pF. Added Typ value for I_{CCDR} . Changed the I_{CCDR} Max value from 4.5 μ A to 5 μ A Corrected t_R in Data Retention Characteristics from 100 μ s to t_{RC} ns. Changed t_{LZOE} from 3 to 5 Changed t_{LZOE} from 6 to 10 Changed t_{LZOE} from 30 to 35 Changed t_{LZDE} from 6 to 10 Added footnote #15 Updated the ordering Information and replaced the Package Name column with Package Diagram.
*C	467052	NXR	See ECN	Modified Data sheet to include x8 configurability. Updated the Ordering Information table
*D	925501	VKN	See ECN	Removed Automotive-E information Added Preliminary Automotive-A information Added footnote #10 related to I _{SB2} and I _{CCDR} Added footnote #15 related AC timing parameters
*E	1045801	VKN	See ECN	Converted Automotive-A specs from preliminary to final Updated footnote #9



	Document Title: CY62157EV30 MoBL [®] , 8 Mbit (512K x 16) Static RAM Document Number: 38-05445							
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change				
*F	2724889	NXR/AESA	06/26/09	Added Automotive-E information Included -45ZXA/-55ZSXE/-55ZXE parts in the Ordering Information table				
*G	2927528	VKN	05/04/2010	Renamed "DNU" pins as "NC" for 48 TSOP I package Added footnote #24 related to chip enable Updated Package Diagrams Added Contents Updated links in Sales, Solutions, and Legal Information				
*H	3110053	12/14/2010	PRAS	Changed Table Footnotes to Footnotes. Added Ordering Code Definitions.				

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive cypress.com/go/automotive Clocks & Buffers cypress.com/go/clocks Interface cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/plc

Memorycypress.com/go/memoryOptical & Image Sensingcypress.com/go/imagePSoCcypress.com/go/psocTouch Sensingcypress.com/go/touchUSB Controllerscypress.com/go/USBWireless/RFcypress.com/go/wireless

PSoC Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2004-2010. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document #: 38-05445 Rev. *H

Revised December 20, 2010

Page 17 of 17

MoBL is a registered trademark and More Battery Life is a trademark of Cypress Semiconductor. All product and company names mentioned in this document are the trademarks of their respective holders.