

# 2-Mbit (128K x 18) Flow-Through SRAM with NoBL™ Architecture

#### **Features**

- Can support up to 133-MHz bus operations with zero wait states
  - Data is transferred on every clock
- Pin compatible and functionally equivalent to ZBT™ devices
- Internally self-timed output buffer control to eliminate the need to use OE
- · Registered inputs for flow-through operation
- Byte Write capability
- 128K x 18 common I/O architecture
- 3.3V core power supply
- 3.3V/2.5V I/O operation
- Fast clock-to-output times
  - 6.5 ns (133-MHz device)
- · Clock Enable (CEN) pin to suspend operation
- · Synchronous self-timed write
- Asynchronous Output Enable
- Offered in JEDEC-standard lead-free 100-pin TQFP package
- · Burst Capability-linear or interleaved burst order
- · Low standby power


# Functional Description[1]

The CY7C1231H is a 3.3V/2.5V, 128K x 18 Synchronous Flow-through Burst SRAM designed specifically to support unlimited true back-to-back Read/Write operations without the insertion of wait states. The CY7C1231H is equipped with the advanced No Bus Latency™ (NoBL™) logic required to enable consecutive Read/Write operations with data being transferred on every clock cycle. This feature dramatically improves the throughput of data through the SRAM, especially in systems that require frequent Write-Read transitions.

All synchronous inputs pass through input registers controlled by the rising edge of <a href="the-clock">the clock</a>. The clock input is qualified by the Clock Enable (CEN) signal, which when deasserted suspends operation and extends the previous clock cycle. Maximum access delay from the clock rise is 6.5 ns (133-MHz device).

 $\underline{\text{Write}}$  operations are controlled by the two Byte Write Select  $(BW_{[A:B]})$  and a Write Enable (WE) input. All writes are conducted with on-chip synchronous self-timed write circuitry.

Three synchronous Chip Enables  $(\overline{CE}_1, CE_2, \overline{CE}_3)$  and an asynchronous Output Enable  $(\overline{OE})$  provide for easy bank selection and output tri-state control. In order to avoid bus contention, the output drivers are synchronously tri-stated during the data portion of a write sequence.



Note

1. For best-practices recommendations, please refer to the Cypress application note System Design Guidelines on www.cypress.com.




# **Selection Guide**

	133 MHz	Unit
Maximum Access Time	6.5	ns
Maximum Operating Current	225	mA
Maximum CMOS Standby Current	40	mA

# **Pin Configuration**

# **100-pin TQFP Pinout**





# **Pin Definitions**

Name	I/O	Description
A <sub>0</sub> , A <sub>1</sub> , A	Input- Synchronous	Address Inputs used to select one of the 128K address locations. Sampled at the rising edge of the CLK. $A_{[1:0]}$ are fed to the two-bit burst counter.
BW <sub>[A:B]</sub>	Input- Synchronous	Byte Write Inputs, active LOW. Qualified with $\overline{\text{WE}}$ to conduct writes to the SRAM. Sampled on the rising edge of CLK.
WE	Input- Synchronous	<b>Write Enable Input, active LOW</b> . Sampled on the rising edge of CLK if $\overline{\text{CEN}}$ is active LOW. This signal must be asserted LOW to initiate a write sequence.
ADV/LD	Input- Synchronous	Advance/Load Input. Used to advance the on-chip address counter or load a new address. When HIGH (and CEN is asserted LOW) the internal burst counter is advanced. When LOW, a new address can be loaded into the device for an access. After being deselected, ADV/LD should be driven LOW in order to load a new address.
CLK	Input-Clock	Clock Input. Used to capture all synchronous inputs to the device. CLK is qualified with CEN. CLK is only recognized if CEN is active LOW.
CE <sub>1</sub>	Input- Synchronous	Chip Enable 1 Input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with CE <sub>2</sub> , and CE <sub>3</sub> to select/deselect the device.
CE <sub>2</sub>	Input- Synchronous	<u>Chip Enable 2 Input, active HIGH</u> . Sampled on the rising edge of CLK. Used in conjunction with CE <sub>1</sub> and CE <sub>3</sub> to select/deselect the device.
CE <sub>3</sub>	Input- Synchronous	<u>Chip</u> Enable 3 Input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with CE <sub>1</sub> and CE <sub>2</sub> to select/deselect the device.
ŌĒ	Input- Asynchronous	Output Enable, asynchronous input, active LOW. Combined with the synchronous logic block inside the device to control the direction of the I/O pins. When LOW, the I/O pins are allowed to behave as outputs. When deasserted HIGH, I/O pins are tri-stated, and act as input data pins. OE is masked during the data portion of a write sequence, during the first clock when emerging from a deselected state, when the device has been deselected.
CEN	Input- Synchronous	Clock Enable Input, active LOW. When asserted LOW the Clock signal is recognized by the SRAM. When deasserted HIGH the Clock signal is masked. Since deasserting CEN does not deselect the device, CEN can be used to extend the previous cycle when required.
ZZ	Input- Asynchronous	<b>ZZ</b> "sleep" Input. This active HIGH input places the device in a non-time critical "sleep" condition with data integrity preserved. During normal operation, this pin has to be low or left floating. ZZ pin has an internal pull-down.
DQ <sub>s</sub>	I/O- Synchronous	<b>Bidirectional Data I/O Lines</b> . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by address during the clock rise of the read cycle. The direction of the pins is controlled by OE and the internal control logic. When $\overline{OE}$ is asserted LOW, the pins can behave as outputs. When HIGH, $\overline{DQ_s}$ and $\overline{DQP_{[A:B]}}$ are placed in a tri-state condition. The outputs are automatically tri-stated during the data portion of a write sequence, during the first clock when emerging from a deselected state, and when the device is deselected, regardless of the state of $\overline{OE}$ .
DQP <sub>[A:B]</sub>	I/O- Synchronous	<b>Bidirectional Data Parity I/O Lines</b> . Functionally, these signals are identical to $DQ_s$ . During write sequences, $DQP_{[A:B]}$ is controlled by $\overline{BW}_x$ correspondingly.
Mode	Input Strap Pin	<b>Mode Input</b> . Selects the burst order of the device. When tied to Gnd selects linear burst sequence. When tied to $V_{DD}$ or left floating selects interleaved burst sequence.
$V_{DD}$	Power Supply	Power supply inputs to the core of the device.
$V_{DDQ}$	I/O Power Supply	Power supply for the I/O circuitry.
V <sub>SS</sub>	Ground	Ground for the device.
NC	_	<b>No Connects</b> . Not Internally connected to the die. 4M, 9M, 18M, 36M, 72M, 144M, 288M, 576M, and 1G are address expansion pins and are not internally connected to the die.

Document #: 001-00207 Rev. \*B Page 3 of 12



# **Functional Overview**

The CY7C1231H is a synchronous flow-through burst SRAM designed specifically to eliminate wait states during Write-Read transitions. All synchronous inputs pass through input registers controlled by the rising edge of the clock. The clock signal is qualified with the Clock Enable input signal (CEN). If CEN is HIGH, the clock signal is not recognized and all internal states are maintained. All synchronous operations are qualified with CEN. Maximum access delay from the clock rise (t<sub>CDV</sub>) is 6.5 ns (133-MHz device).

Accesses can be initiated by asserting all three Chip Enables ( $\overline{CE}_1$ ,  $\overline{CE}_2$ ,  $\overline{CE}_3$ ) active at the rising edge of the clock. If Clock Enable ( $\overline{CEN}$ ) is active LOW and ADV/LD is asserted LOW, the address presented to the device will be latched. The access can either be a read or write operation, depending on the status of the Write Enable ( $\overline{WE}$ ).  $\overline{BW}_{[A:B]}$  can be used to conduct Byte Write operations.

Write operations are qualified by the Write Enable ( $\overline{\text{WE}}$ ). All writes are simplified with on-chip synchronous self-timed write circuitry.

Three synchronous Chip Enables ( $\overline{CE}_1$ ,  $CE_2$ ,  $\overline{CE}_3$ ) and an asynchronous Output Enable ( $\overline{OE}$ ) simplify depth expansion. All operations (Reads, Writes, and Deselects) are pipelined. ADV/ $\overline{LD}$  should be driven LOW once the device has been deselected in order to load a new address for the next operation.

# Single Read Accesses

A read access is initiated when the following conditions are satisfied at clock rise: (1) CEN is asserted LOW, (2) CE<sub>1</sub>, CE<sub>2</sub>, and CE<sub>3</sub> are ALL asserted active, (3) the Write Enable input signal WE is deasserted HIGH, and 4) ADV/LD is asserted LOW. The address presented to the address inputs is latched into the Address Register and presented to the memory array and control logic. The control logic determines that a read access is in progress and allows the requested data to propagate to the output buffers. The data is available within 6.5 ns (133-MHz device) provided OE is active LOW. After the first clock of the read access, the output buffers are controlled by OE and the internal control logic. OE must be driven LOW in order for the device to drive out the requested data. On the subsequent clock, another operation (Read/Write/Deselect) can be initiated. When the SRAM is deselected at clock rise by one of the chip enable signals, its output will be tri-stated immediately.

#### **Burst Read Accesses**

The CY7C1231H has an on-chip burst counter that allows the user the ability to supply a single address and conduct up to four Reads without reasserting the address inputs. ADV/LD must be driven LOW in order to load a new address into the SRAM, as described in the Single Read Access section above. The sequence of the burst counter is determined by the MODE input signal. A LOW input on MODE selects a linear burst mode, a HIGH selects an interleaved burst sequence. Both burst counters use A0 and A1 in the burst sequence, and will wrap around when incremented sufficiently. A HIGH input on ADV/LD will increment the internal burst counter regardless of the state of Chip Enable inputs or WE. WE is latched at the beginning of a burst cycle. Therefore, the type of access (Read or Write) is maintained throughout the burst sequence.

### Single Write Accesses

Write accesses are initiated when the following conditions are satisfied at clock rise: (1)  $\overline{\text{CEN}}$  is asserted LOW, (2)  $\overline{\text{CE}}_1$ ,  $\overline{\text{CE}}_2$ , and  $\overline{\text{CE}}_3$  are ALL asserted active, and (3) the Write signal WE is asserted LOW. The address presented to the address bus is loaded into the Address Register. The write signals are latched into the Control Logic block. The data lines are automatically tri-stated regardless of the state of the  $\overline{\text{OE}}$  input signal. This allows the external logic to present the data on DQs and DQP $_{\text{[A:B]}}$ .

On the next clock rise the data presented to DQs and DQP $_{[A:B]}$  (or a subset for Byte Write operations, see Truth Table for details) inputs is latched into the device and the write is complete. Additional accesses (Read/Write/Deselect) can be initiated on this cycle.

 $\overline{\text{He}}$  data written during the Write operation is controlled by  $\overline{\text{BW}}_{[A:B]}$  signals. The CY7C1231H provides Byte Write capability that is described in the Truth Table. Asserting the Write Enable input (WE) with the selected Byte Write Select input will selectively write to only the desired bytes. Bytes not selected during a Byte Write operation will remain unaltered. A synchronous self-timed write mechanism has been provided to simplify the Write operations. Byte Write capability has been included in order to greatly simplify Read/Modify/Write sequences, which can be reduced to simple byte write operations.

Because the CY7C1231H is a common I/O device, data should not be driven into the device while the outputs are active. The Output Enable (OE) can be deasserted HIGH before presenting data to the DQs and DQP<sub>[A:B]</sub> inputs. Doing so will tri-state the output drivers. As a safety precaution, DQs and DQP<sub>[A:B]</sub> are automatically tri-stated during the data portion of a write cycle, regardless of the state of OE.

### Burst Write Accesses

The CY7C1231H has an on-chip burst counter that allows the user the ability to supply a single address and conduct up to four  $\underline{\text{Writ}}$ e operations without reasserting the address inputs. ADV/LD must be driven LOW in order to load the initial address, as described in the Single Write Access section above. When ADV/LD is driven HIGH on the subsequent clock rise, the Chip Enables ( $\overline{\text{CE}}_1$ ,  $\overline{\text{CE}}_2$ , and  $\overline{\text{CE}}_3$ ) and WE inputs are ignored and the burst counter is incremented. The correct  $\overline{\text{BW}}_{[A:B]}$  inputs must be driven in each cycle of the burst write, in order to write the correct bytes of data.

# Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation "sleep" mode. Two clock cycles are required to enter into or exit from this "sleep" mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the "sleep" mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected prior to entering the "sleep" mode. CE1, CE2, and CE3, must remain inactive for the duration of t<sub>ZZREC</sub> after the ZZ input returns LOW.

Document #: 001-00207 Rev. \*B Page 4 of 12



# **Linear Burst Address Table (MODE = GND)**

		•	•
First Address A1, A0	Second Address A1, A0	Third Address A1, A0	Fourth Address A1, A0
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10

# **Interleaved Burst Sequence**

First Address	Second Address	Third Address	Fourth Address
A1, A0	A1, A0	A1, A0	A1, A0
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

### **ZZ Mode Electrical Characteristics**

Parameter	Description	Test Conditions	Min.	Max.	Unit
I <sub>DDZZ</sub>	Sleep mode standby current	$ZZ \ge V_{DD} - 0.2V$		40	mA
t <sub>ZZS</sub>	Device operation to ZZ	$ZZ \ge V_{DD} - 0.2V$		2t <sub>CYC</sub>	ns
t <sub>ZZREC</sub>	ZZ recovery time	ZZ <u>&lt;</u> 0.2V	2t <sub>CYC</sub>		ns
t <sub>ZZI</sub>	ZZ Active to sleep current	This parameter is sampled		2t <sub>CYC</sub>	ns
t <sub>RZZI</sub>	ZZ inactive to exit sleep current	This parameter is sampled	0		ns

# **Truth Table**<sup>[2, 3, 4, 5, 6, 7, 8]</sup>

Operation	Address Used	CE <sub>1</sub>	CE2	CE <sub>3</sub>	ZZ	ADV/LD	WE	BW <sub>X</sub>	OE	CEN	CLK	DQ
Deselect Cycle	None	Н	Х	Х	L	L	Х	Х	Χ	L	L->H	Tri-State
Deselect Cycle	None	Х	Х	Н	L	L	Х	Х	Χ	L	L->H	Tri-State
Deselect Cycle	None	Х	L	Х	L	L	Х	Х	Χ	L	L->H	Tri-State
Continue Deselect Cycle	None	Х	Х	Х	L	Н	Х	Х	Χ	L	L->H	Tri-State
READ Cycle (Begin Burst)	External	L	Н	L	L	L	Н	Х	L	L	L->H	Data Out (Q)
READ Cycle (Continue Burst)	Next	Х	Х	Х	L	Н	Х	Х	L	L	L->H	Data Out (Q)
NOP/DUMMY READ (Begin Burst)	External	L	Н	L	L	L	Н	Х	Н	L	L->H	Tri-State
DUMMY READ (Continue Burst)	Next	Х	Х	Х	L	Н	Х	Х	Н	L	L->H	Tri-State
WRITE Cycle (Begin Burst)	External	L	Н	L	L	L	L	L	Χ	L	L->H	Data In (D)
WRITE Cycle (Continue Burst)	Next	Х	Х	Х	L	Н	Х	L	Χ	L	L->H	Data In (D)
NOP/WRITE ABORT (Begin Burst)	None	L	Н	L	L	L	L	Н	Χ	L	L->H	Tri-State
WRITE ABORT (Continue Burst)	Next	Х	Х	Х	L	Н	Х	Н	Χ	L	L->H	Tri-State
IGNORE CLOCK EDGE (Stall)	Current	Х	Х	Х	L	Х	Х	Х	Χ	Н	L->H	_
Sleep MODE	None	Χ	Х	Х	Н	Х	Х	Х	Χ	Х	Х	Tri-State

# Truth Table for Read/Write [2, 3]

Function	WE	BW <sub>A</sub>	BW <sub>B</sub>
Read	Н	Х	Х
Write – No bytes written	L	Н	Н
Write Byte A – (DQ <sub>A</sub> and DQP <sub>A</sub> )	L	Н	Н
Write Byte B – (DQ <sub>B</sub> and DQP <sub>B</sub> )	L	Н	Н
Write All Bytes	L	L	L

- Notes:

  2. X = "Don't Care." H = Logic HIGH, L = Logic LOW.  $\overline{BWx}$  = 0 signifies at least one Byte Write Select is active,  $\overline{BWx}$  = Valid signifies that the desired byte write selects are asserted, see Truth Table for details.

  3. Write is defined by  $\overline{BW}_{[A:B]}$ , and  $\overline{WE}$ . See Truth Table for Read/Write.

  4. When a write cycle is detected, all I/Os are tri-stated, even during byte writes.

  5. The DQs and  $\overline{DQP}_{[A:B]}$  pins are controlled by the current cycle and the  $\overline{OE}$  signal.  $\overline{OE}$  is asynchronous and is not sampled with the clock.

  6.  $\overline{CEN}$  = H, inserts wait states.

- Device will power-up deselected and the I/Os in a tri-state condition, regardless of OE.
   QE is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle DQs and DQP<sub>[A:B]</sub> = Tri-state when OE is inactive or when the device is deselected, and DQs and DQP<sub>[A:B]</sub> = data when OE is active.

Document #: 001-00207 Rev. \*B Page 5 of 12



# **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature ......-65°C to +150°C Ambient Temperature with Power Applied ......55°C to +125°C Supply Voltage on  $V_{DD}$  Relative to GND...... -0.5V to +4.6VSupply Voltage on  $V_{DDQ}$  Relative to GND ..... -0.5V to  $+V_{DD}$ DC Voltage Applied to Outputs 

DC Input Voltage	–0.5V to V <sub>DD</sub> + 0.5V
Current into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	> 2001V
Latch-up Current	> 200 mA

# **Operating Range**

Range	Ambient Temperature (T <sub>A</sub> )	V <sub>DD</sub>	$V_{DDQ}$
Commercial	0°C to +70°C		2.5V – 5% to
Industrial	-40°C to +85°C	5%/+10%	$V_{DD}$

# **Electrical Characteristics** Over the Operating Range [9,10]

Parameter	Description	Test Conditions		Min.	Max.	Unit
$V_{DD}$	Power Supply Voltage			3.135	3.6	V
$V_{DDQ}$	I/O Supply Voltage	for 3.3V I/O		3.135	$V_{DD}$	V
		for 2.5V I/O		2.375	2.625	V
V <sub>OH</sub>	Output HIGH Voltage	for 3.3V I/O, $I_{OH} = -4.0 \text{ mA}$		2.4		V
		for 2.5V I/O, I <sub>OH</sub> = -1.0 mA		2.0		
V <sub>OL</sub>	Output LOW Voltage	for 3.3V I/O, I <sub>OL</sub> = 8.0 mA			0.4	V
		for 2.5V I/O, I <sub>OL</sub> = 1.0 mA			0.4	
V <sub>IH</sub>	Input HIGH Voltage	for 3.3V I/O		2.0	V <sub>DD</sub> + 0.3V	V
		for 2.5V I/O		1.7	V <sub>DD</sub> + 0.3V	
V <sub>IL</sub>	Input LOW Voltage <sup>[9]</sup>	for 3.3V I/O		-0.3	0.8	V
		for 2.5V I/O				
I <sub>X</sub>	Input Leakage Current except ZZ and MODE	$SND \le V_I \le V_{DDQ}$		<b>-</b> 5	5	μА
	Input Current of MODE	Input = V <sub>SS</sub>	-30		μΑ	
		Input = V <sub>DD</sub>			5	μΑ
	Input Current of ZZ	nput = V <sub>SS</sub>		-5		μΑ
		Input = V <sub>DD</sub>			30	μΑ
l <sub>OZ</sub>	Output Leakage Current	$GND \le V_I \le V_{DDQ}$ , Output Disal	bled	<b>-</b> 5	5	μΑ
I <sub>DD</sub>	V <sub>DD</sub> Operating Supply Current	$V_{DD} = Max., I_{OUT} = 0 mA,$ $f = f_{MAX} = 1/t_{CYC}$	7.5-ns cycle, 133 MHz		225	mA
I <sub>SB1</sub>	Automatic CE Power-down Current—TTL Inputs	$V_{DD}$ = Max, Device Deselected, $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$ , $f = f_{MAX}$ , inputs switching	7.5-ns cycle, 133 MHz		90	mA
I <sub>SB2</sub>	Automatic CE Power-down Current—CMOS Inputs	$V_{DD}$ = Max, Device Deselected, $V_{IN} \ge V_{DD} - 0.3V$ or $V_{IN} \le 0.3V$ , f = 0, inputs static	7.5-ns cycle, 133 MHz		40	mA
I <sub>SB3</sub>	Automatic CE Power-down Current—CMOS Inputs	$\begin{split} &V_{DD}\!=\!\text{Max}, \text{Device Deselected}, \\ &V_{IN}\!\geq\!V_{DDQ}\!-\!0.3\text{V or } V_{IN}\!\leq\!0.3\text{V}, \\ &f=f_{MAX}, \text{inputs switching} \end{split}$	7.5-ns cycle, 133 MHz		75	mA
I <sub>SB4</sub>	Automatic CE Power-down Current—TTL Inputs	$V_{DD}$ = Max, Device Deselected, $V_{IN} \ge V_{DD} - 0.3V$ or $V_{IN} \le 0.3V$ , f = 0, inputs static	7.5-ns cycle, 133 MHz		45	mA

<sup>9.</sup> Overshoot:  $V_{IH}(AC) < V_{DD} + 1.5V$  (Pulse width less than  $t_{CYC}/2$ ), undershoot:  $V_{IL}(AC) > -2V$  (Pulse width less than  $t_{CYC}/2$ ). 10.  $T_{Power-up}$ : Assumes a linear ramp from 0V to  $V_{DD}$  (min.) within 200 ms. During this time  $V_{IH} < V_{DD}$  and  $V_{DDQ} \le V_{DD}$ .




# Capacitance<sup>[11]</sup>

Parameter	Description	Test Conditions	100 TQFP Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	5	pF
C <sub>CLOCK</sub>	Clock Input Capacitance	$V_{DD} = 3.3V$ $V_{DDQ} = 2.5V$	5	pF
C <sub>I/O</sub>	I/O Capacitance	- VDDQ - 2.3V	5	pF

# Thermal Resistance<sup>[11]</sup>

Parameters	Description	Test Conditions	100 TQFP Package	Unit
$\Theta_{JA}$	Thermal Resistance (Junction to Ambient)	Test conditions follow standard test methods and procedures for measuring thermal impedance,	30.32	°C/W
Θ <sup>JC</sup>	Thermal Resistance (Junction to Case)	per EIA/JESD51	6.85	°C/W

## **AC Test Loads and Waveforms**



#### Note:

<sup>11.</sup> Tested initially and after any design or process change that may affect these parameters.



# Switching Characteristics Over the Operating Range [12, 13]

		-133			
Parameter	Description	Min.	Max.	Unit	
t <sub>POWER</sub>	V <sub>DD</sub> (Typical) to the first Access <sup>[14]</sup>	1		ms	
Clock		·			
t <sub>CYC</sub>	Clock Cycle Time	7.5		ns	
t <sub>CH</sub>	Clock HIGH	2.5		ns	
t <sub>CL</sub>	Clock LOW	2.5	ns		
Output Times	•			•	
t <sub>CDV</sub>	Data Output Valid after CLK Rise		6.5	ns	
t <sub>DOH</sub>	Data Output Hold after CLK Rise	2.0		ns	
t <sub>CLZ</sub>	Clock to Low-Z <sup>[15, 16, 17]</sup>	0		ns	
t <sub>CHZ</sub>	Clock to High-Z <sup>[15, 16, 17]</sup>		3.5	ns	
t <sub>OEV</sub>	OE LOW to Output Valid		3.5	ns	
t <sub>OELZ</sub>	OE LOW to Output Low-Z <sup>[15, 16, 17]</sup>	0		ns	
t <sub>OEHZ</sub>	OE HIGH to Output High-Z <sup>[15, 16, 17]</sup>		3.5	ns	
Set-up Times	•		1	<b>.</b>	
t <sub>AS</sub>	Address Set-up before CLK Rise	1.5		ns	
t <sub>ALS</sub>	ADV/LD Set-up before CLK Rise	1.5		ns	
t <sub>WES</sub>	WE, BW <sub>[A:B]</sub> Set-up before CLK Rise	1.5		ns	
t <sub>CENS</sub>	CEN Set-up before CLK Rise	1.5		ns	
t <sub>DS</sub>	Data Input Set-up before CLK Rise	1.5		ns	
t <sub>CES</sub>	Chip Enable Set-up before CLK Rise	1.5		ns	
Hold Times		<b>,</b>	1		
t <sub>AH</sub>	Address Hold after CLK Rise	0.5		ns	
t <sub>ALH</sub>	ADV/LD Hold after CLK Rise	0.5		ns	
t <sub>WEH</sub>	WE, BW <sub>[A:B]</sub> Hold after CLK Rise	0.5		ns	
t <sub>CENH</sub>	CEN Hold after CLK Rise	0.5		ns	
t <sub>DH</sub>	Data Input Hold after CLK Rise	0.5		ns	
t <sub>CEH</sub>	Chip Enable Hold after CLK Rise	0.5		ns	
Notes:	l	l .	1		

Document #: 001-00207 Rev. \*B

**Notes:** 12. Timing reference level is 1.5V when  $V_{DDQ} = 3.3V$  and 1.25V when  $V_{DDQ} = 2.5V$ . 13. Test conditions shown in (a) of AC Test Loads, unless otherwise noted.

<sup>14.</sup> This part has a voltage regulator internally; t<sub>POWER</sub> is the time that the power needs to be supplied above V<sub>DD</sub> minimum initially before a read or write operation can be initiated.


<sup>15.</sup> t<sub>CHZ</sub>, t<sub>CLZ</sub>, t<sub>OELZ</sub>, and t<sub>OEHZ</sub> are specified with AC test conditions shown in (b) of AC Test Loads. Transition is measured ± 200 mV from steady-state voltage.

16. At any given voltage and temperature, t<sub>OEHZ</sub> is less than t<sub>OELZ</sub> and t<sub>CHZ</sub> is less than t<sub>CLZ</sub> to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve tri-state prior to Low-Z under the same system conditions.

<sup>17.</sup> This parameter is sampled and not 100% tested.



# **Switching Waveforms**



# Notes:

<sup>18.</sup> For this waveform ZZ is tied LOW.


<sup>19.</sup> When  $\overline{\text{CE}}$  is LOW,  $\overline{\text{CE}}_1$  is LOW,  $\text{CE}_2$  is HIGH and  $\overline{\text{CE}}_3$  is LOW. When  $\overline{\text{CE}}$  is HIGH,  $\overline{\text{CE}}_1$  is HIGH or  $\text{CE}_2$  is LOW or  $\overline{\text{CE}}_3$  is HIGH.

<sup>20.</sup> Order of the Burst sequence is determined by the status of the MODE (0 = Linear, 1 = Interleaved). Burst operations are optional.




# Switching Waveforms (continued)

# NOP, STALL and Deselect Cycles<sup>[18, 19, 21]</sup>



# $\textbf{ZZ Mode Timing}^{[22,\ 23]}$



#### Notes:

21. The IGNORE CLOCK EDGE or STALL cycle (Clock 3) illustrated CEN being used to create a pause. A write is not performed during this cycle.

22. Device must be deselected when entering ZZ mode. See Truth Table for all possible signal conditions to deselect the device.

23. I/Os are in tri-state when exiting ZZ sleep mode.




# Ordering Information

"Not all of the speed, package and temperature ranges are available. Please contact your local sales representative or visit www.cypress.com for actual products offered".

Speed (MHz)	Ordering Code	Package Diagram	Package Type	Operating Range
133	CY7C1231H-133AXC	51-85050	100-pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Lead-Free	Commercial
	CY7C1231H-133AXI	51-85050	100-pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Lead-Free	Industrial

# **Package Diagram**

# 100-pin TQFP (14 x 20 x 1.4 mm) (51-85050)



NoBL and No Bus Latency are trademarks of Cypress Semiconductor Corporation. ZBT is a trademark of Integrated Device Technology, Inc. All product and company names mentioned in this document are the trademarks of their respective holders.



# **Document History Page**

Document Title: CY7C1231H 2-Mbit (128K x 18) Flow-Through SRAM with NoBL™ Architecture Document Number: 001-00207						
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change		
**	347377	See ECN	PCI	New Data Sheet		
*A	428408	See ECN	NXR	Converted from Preliminary to Final. Changed address of Cypress Semiconductor Corporation on Page# 1 from "3901 North First Street" to "198 Champion Court" Removed 100 MHz Speed-bin Changed Three-State to Tri-State. Modified "Input Load" to "Input Leakage Current except ZZ and MODE" in the Electrical Characteristics Table. Modified test condition from $V_{DDQ} < V_{DD}$ to $V_{DDQ} \le V_{DD}$ Replaced Package Name column with Package Diagram in the Ordering Information table. Updated the Ordering Information Table. Replaced Package Diagram of 51-85050 from *A to *B		
*B	459347	See ECN	NXR	Included 2.5V I/O option Updated the Ordering Information table.		