

# CY7C1347G

# 4-Mbit (128 K × 36) Pipelined Sync SRAM

#### Features

- Fully registered inputs and outputs for pipelined operation
- 128 K × 36 common I/O architecture
- 3.3 V core power supply (V<sub>DD</sub>)
- 2.5- / 3.3-V I/O power supply (V<sub>DDQ</sub>)
- Fast clock to output times: 2.6 ns (for 250 MHz device)
- User selectable burst counter supporting Intel Pentium interleaved or linear burst sequences
- Separate processor and controller address strobes
- Synchronous self timed writes
- Asynchronous output enable
- Offered in Pb-free 100-pin TQFP, Pb-free and non Pb-free 119-ball BGA package, and 165-ball FBGA package
- "ZZ" sleep mode option and stop clock option
- Available in Industrial and commercial temperature ranges

#### **Functional Description**

The CY7C1347G<sup>[1]</sup> is a 3.3 V, 128 K × 36 synchronous pipelined SRAM designed to support zero-wait-state secondary cache with minimal glue logic. CY7C1347G I/O pins can operate at either the 2.5 V or the 3.3 V level. The I/O pins are 3.3 V tolerant when V<sub>DDQ</sub> = 2.5 V. All synchronous inputs pass through input registers controlled by the rising edge of the clock. All data outputs pass through output registers controlled by the rising edge of the clock. Maximum access delay from the clock rise is 2.6 ns (250 MHz device). CY7C1347G supports either the interleaved burst sequence used by the Intel Pentium processor or a linear burst sequence used by processors such as the PowerPC. The burst sequence is selected through the MODE pin. Accesses can be initiated by asserting either the address strobe from processor (ADSP) or the address strobe from controller (ADSC) at clock rise. Address advancement through the burst sequence is controlled by the ADV input. A 2-bit on-chip wraparound burst counter captures the first address in a burst sequence and automatically increments the address for the rest of the burst access.

Byte write operations are qualified with the four Byte Write Select  $(\overline{BW}_{[A:D]})$  inputs. A global write enable  $(\overline{GW})$  overrides all byte write inputs and writes data to all four bytes. All writes are conducted with on-chip synchronous self timed write circuitry.

Three synchronous chip Selects ( $\overline{CE}_1$ ,  $CE_2$ ,  $\overline{CE}_3$ ) and an asynchronous output enable (OE) provide for easy bank selection and output tristate control. To provide proper data during depth expansion, OE is masked during the first clock of a read cycle when emerging from a deselected state.

#### **Selection Guide**

Description	250 MHz	200 MHz	166 MHz	133 MHz	Unit
Maximum access time	2.6	2.8	3.5	4.0	ns
Maximum operating current	325	265	240	225	mA
Maximum CMOS standby current	40	40	40	40	mA

Note


1. For best practice recommendations, refer to the Cypress application note, SRAM System Guidelines – AN1064.

Cypress Semiconductor Corporation Document #: 38-05516 Rev. \*I 198 Champion Court

San Jose, CA 95134-1709 • 408-943-2600 Revised March 29, 2011



# Logic Block Diagram





# Contents


Pin Configurations	4
Pin Definitions	6
Functional Overview	7
Single Read Accesses	7
Single Write Accesses Initiated by ADSP	7
Single Write Accesses Initiated by ADSC	7
Burst Sequences	
Sleep Mode	8
Interleaved Burst Sequence	
Linear Burst Sequence	8
ZZ Mode Electrical Characteristics	8
Truth Table	8
Partial Truth Table for Read/Write	. 10
Maximum Ratings	. 11
Operating Range	

Neutron Soft Error Immunity	11
Electrical Characteristics	11
Capacitance	13
Thermal Resistance	
Switching Characteristics	
Switching Waveforms	
Ordering Information	
Ordering Code Definitions	
Package Diagrams	
Acronyms	
Document History Page	
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	24
Products	
PSoC Solutions	



### **Pin Configurations**

Figure 1. 100-pin TQFP Pinout





# Pin Configurations (continued)

	1	2	3	4	5	6	7
Α	V <sub>DDQ</sub>	А	А	ADSP	А	Α	V <sub>DDQ</sub>
В	NC/288 M	CE <sub>2</sub>	А	ADSC	А	$\overline{CE}_3$	NC/576 M
С	NC/144 M	А	А	$V_{DD}$	А	А	NC/1G
D	DQ <sub>C</sub>	DQP <sub>C</sub>	V <sub>SS</sub>	NC	$V_{SS}$	DQPB	DQB
Е	DQ <sub>C</sub>	DQ <sub>C</sub>	V <sub>SS</sub>	CE <sub>1</sub>	$V_{SS}$	DQ <sub>B</sub>	DQB
F	V <sub>DDQ</sub>	DQ <sub>C</sub>	$V_{SS}$	OE	$V_{SS}$	DQ <sub>B</sub>	V <sub>DDQ</sub>
G	DQ <sub>C</sub>	DQ <sub>C</sub>	BW <sub>C</sub>	ADV	$\overline{BW}_{B}$	DQ <sub>B</sub>	DQB
Н	DQ <sub>C</sub>	DQ <sub>C</sub>	V <sub>SS</sub>	GW	$V_{SS}$	DQ <sub>B</sub>	DQB
J	V <sub>DDQ</sub>	$V_{DD}$	NC	$V_{DD}$	NC	$V_{DD}$	V <sub>DDQ</sub>
к	$DQ_D$	$DQ_D$	$V_{SS}$	CLK	$V_{SS}$	DQ <sub>A</sub>	DQA
L	DQD	DQD	BWD	NC	BWA	DQ <sub>A</sub>	DQA
М	V <sub>DDQ</sub>	$DQ_D$	$V_{SS}$	BWE	$V_{SS}$	DQ <sub>A</sub>	V <sub>DDQ</sub>
Ν	DQD	$DQ_D$	$V_{SS}$	A1	$V_{SS}$	DQ <sub>A</sub>	DQA
Р	DQD	DQP <sub>D</sub>	$V_{SS}$	A0	$V_{SS}$	DQP <sub>A</sub>	DQA
R	NC	А	MODE	$V_{DD}$	NC	А	NC
Т	NC	NC/72M	А	А	А	NC/36M	ZZ
U	$V_{DDQ}$	NC	NC	NC	NC	NC	$V_{DDQ}$

#### Figure 2. 119-ball BGA Pinout

#### Figure 3. 165-ball FBGA Pinout

	1	2	3	4	5	6	7	8	9	10	11
Α	NC/288 M	А	CE1	BW <sub>C</sub>	BWB	CE <sub>3</sub>	BWE	ADSC	ADV	А	NC
В	NC/144 M	А	CE2	BWD	BWA	CLK	GW	OE	ADSP	А	NC/576 M
С	DQP <sub>C</sub>	NC	$V_{DDQ}$	V <sub>SS</sub>	$V_{SS}$	V <sub>SS</sub>	$V_{SS}$	V <sub>SS</sub>	V <sub>DDQ</sub>	NC/1G	DQPB
D	DQ <sub>C</sub>	DQ <sub>C</sub>	$V_{DDQ}$	$V_{DD}$	V <sub>SS</sub>	V <sub>SS</sub>	$V_{SS}$	V <sub>DD</sub>	$V_{DDQ}$	DQB	DQB
E	DQ <sub>C</sub>	$DQ_{C}$	$V_{DDQ}$	V <sub>DD</sub>	$V_{SS}$	V <sub>SS</sub>	$V_{SS}$	V <sub>DD</sub>	V <sub>DDQ</sub>	$DQ_B$	DQB
F	DQ <sub>C</sub>	$DQ_{C}$	$V_{DDQ}$	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	$V_{SS}$	V <sub>DD</sub>	V <sub>DDQ</sub>	$DQ_B$	DQB
G	DQ <sub>C</sub>	DQ <sub>C</sub>	$V_{DDQ}$	$V_{DD}$	V <sub>SS</sub>	V <sub>SS</sub>	$V_{SS}$	V <sub>DD</sub>	$V_{DDQ}$	DQB	DQB
н	NC	$V_{SS}$	NC	$V_{DD}$	V <sub>SS</sub>	V <sub>SS</sub>	$V_{SS}$	V <sub>DD</sub>	NC	NC	ZZ
J	DQD	DQ <sub>D</sub>	$V_{DDQ}$	$V_{DD}$	V <sub>SS</sub>	V <sub>SS</sub>	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	DQ <sub>A</sub>	DQA
К	$DQ_D$	$DQ_D$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	V <sub>SS</sub>	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	DQ <sub>A</sub>	DQA
L	DQD	$DQ_D$	$V_{DDQ}$	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	$V_{SS}$	V <sub>DD</sub>	$V_{DDQ}$	DQ <sub>A</sub>	DQA
М	DQD	$DQ_D$	$V_{DDQ}$	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	$V_{SS}$	V <sub>DD</sub>	V <sub>DDQ</sub>	DQ <sub>A</sub>	DQA
Ν	DQPD	NC	$V_{DDQ}$	V <sub>SS</sub>	NC	NC/18M	$V_{SS}$	V <sub>SS</sub>	$V_{DDQ}$	NC	DQPA
Р	NC	NC/72 M	А	А	NC	A1	NC	Α	А	А	NC/9 M
R	MODE	NC/36 M	А	А	NC	A0	NC	Α	А	А	Α



# **Pin Definitions**

Name	I/O	Description
A <sub>0</sub> ,A <sub>1</sub> ,A	Input- Synchronous	Address Inputs Used to Select One of the 128 K Address Locations. Sampled at the rising edge of the CLK if ADSP or ADSC is active LOW, and $CE_1$ , $CE_2$ , and $CE_3$ are sampled active. $A_{[1:0]}$ feeds the 2-bit counter.
<u>BW</u> <sub>A</sub> , <u>BW</u> <sub>B</sub> , BW <sub>C</sub> , BW <sub>D</sub>	Input- Synchronous	Byte Write Select Inputs, Active LOW. Qualified with $\overline{\text{BWE}}$ to conduct byte writes to the SRAM. Sampled on the rising edge of CLK.
GW	Input- Synchronous	<b>Global Write Enable Input, Active LOW</b> . When asserted LOW on the rising edge of <u>CLK</u> , a global write is conducted (ALL bytes are written, regardless of the values on $BW_{[A:D]}$ and $BWE$ ).
BWE	Input- Synchronous	Byte Write Enable Input, Active LOW. Sampled on the rising edge of CLK. This signal must be asserted LOW to conduct a byte write.
CLK	Input-Clock	<b>Clock Input</b> . Used to capture all synchronous inputs to the device. Also used to increment the burst counter when ADV is asserted LOW, during a burst operation.
CE <sub>1</sub>	Input- Synchronous	<b>Chip Enable 1 Input, Active LOW</b> . Sampled on the rising edge of <u>CLK</u> . Used in <u>conj</u> unction with $CE_2$ and $CE_3$ to select or deselect the device. ADSP is ignored if $CE_1$ is HIGH. $CE_1$ is sampled only when a new external address is loaded.
CE <sub>2</sub>	Input- Synchronous	<b>Chip Enable 2 Input, Active HIGH</b> . Sampled on the rising edge of CLK. Used in conjunction with $CE_1$ and $CE_3$ to select or deselect the device. $CE_2$ is sampled only when a new external address is loaded.
CE <sub>3</sub>	Input- Synchronous	<b>Chip Enable 3 Input, Active LOW</b> . Sampled on the rising edge of CLK. Used in conjunction with $CE_1$ and $CE_2$ to select or deselect the device. $CE_3$ is sampled only when a new external address is loaded.
OE	Input- Asynchronous	<b>Output Enable, Asynchronous Input, Active LOW</b> . Controls the direction of the I/O pins. When LOW, the I/O pins <u>be</u> have as outputs. When deasserted HIGH, I/O pins are tristated, and act as input data pins. OE is masked during the first clock of a read cycle when emerging from a deselected state.
ADV	Input- Synchronous	Advance Input Signal, Sampled on the Rising Edge of CLK. When asserted, it automatically increments the address in a burst cycle.
ADSP	Input- Synchronous	Address Strobe from Processor, Sampled on the Rising Edge of CLK. When asserted LOW, addresses presented to the <u>device</u> are <u>captured</u> in the address registers. A <sub>[1:0]</sub> are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized. ASDP is ignored when $\overline{CE}_1$ is deasserted HIGH.
ADSC	Input- Synchronous	Address Strobe from Controller, Sampled on the Rising Edge of CLK. When asserted LOW, addresses presented to the <u>device</u> are <u>capture</u> d in the address registers. A <sub>[1:0]</sub> are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized.
ZZ	Input- Asynchronous	<b>ZZ "Sleep" Input</b> . This active HIGH input places the device in a non-time-critical "sleep" condition with data integrity preserved. During normal operation, this pin must be LOW or left floating. ZZ pin has an internal pull-down.
DQ <sub>A</sub> , DQ <sub>B</sub> , DQ <sub>C</sub> , DQ <sub>D</sub> , DQP <sub>A</sub> , DQP <sub>B</sub> , DQP <sub>C</sub> , DQP <sub>D</sub>	I/O- Synchronous	<b>Bidirectional Data I/O Lines</b> . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the addresses presented during the previous clock rise of the read cycle. The direction of the pins is controlled by OE. When OE is asserted LOW, the pins behave as outputs. When HIGH, DQs and DQPs are placed in a tristate condition.
V <sub>DD</sub>	Power Supply	Power Supply Inputs to the Core of the Device.
V <sub>SS</sub>	Ground	Ground for the Core of the Device.
V <sub>DDQ</sub>	I/O Power Supply	Power Supply for the I/O circuitry.
V <sub>SSQ</sub>	I/O Ground	Ground for the I/O circuitry.
MODE	Input- Static	<b>Selects Burst Order</b> . When tied to GND selects linear burst sequence. When tied to V <sub>DDQ</sub> or left floating selects interleaved burst sequence. This is a strap pin and must remain static during device operation. Mode pin has an internal pull-up.



#### Pin Definitions (continued)

Name	I/O	Description
NC, NC/9M, NC/18M, NC/36M, NC/72M, NC/144M, NC/288M, NC/576M, NC/1G	_	<b>No Connects</b> . Not internally connected to the die. NC/9M, NC/18M, NC/36M, NC/72M, NC/144M, NC/288M, NC/576M, and NC/1G are address expansion pins that are not internally connected to the die.

#### **Functional Overview**

All synchronous inputs pass through input registers controlled by the rising edge of the clock. All data outputs pass through output registers controlled by the rising edge of the clock. Maximum access delay from the clock rise ( $t_{CO}$ ) is 2.6 ns (250 MHz device).

The CY7C1347G supports secondary cache in systems using either a linear or interleaved burst sequence. The linear burst sequence is suited for processors that use a linear burst sequence. The burst order is user selectable, and is determined by sampling the MODE input. Accesses <u>can be</u> initiated with either the Address Strobe from Processor (ADSP) or the Address Strobe from Controller (ADSC). Address <u>advancement</u> through the burst sequence is controlled by the ADV input. A two-bit on-chip wraparound burst counter captures the first address in a burst sequence and automatically increments the address for the rest of the burst access.

Byte write operations are qualified with the Byte Write Enable ( $\overline{BWE}$ ) and Byte Write Select ( $\overline{BW}_{[A:D]}$ ) inputs. A Global Write Enable ( $\overline{GW}$ ) overrides all byte write inputs and writes data to all four bytes. All writes are simplified with on-chip synchronous self timed write circuitry.

Three synchronous Chip Selects ( $\overline{CE}_1$ ,  $CE_2$ ,  $\overline{CE}_3$ ) and an asynchronous Output Enable ( $\overline{OE}$ ) provide for easy bank selection and output tristate control. ADSP is ignored if  $\overline{CE}_1$  is HIGH.

#### Single Read Accesses

This access is initiated when the following conditions are satisfied at clock rise: (1) ADSP or ADSC is asserted LOW, (2) CE<sub>1</sub>, CE<sub>2</sub>, CE<sub>3</sub> are all asserted active, and (3) the write signals (GW, BWE) are all deasserted HIGH. ADSP is ignored if CE1 is HIGH. The address presented to the address inputs (A[16:0]) is stored into the address advancement logic and the Address Register while being presented to the memory core. The corresponding data is allowed to propagate to the input of the Output Registers. At the rising edge of the next clock the data is allowed to propagate through the Output Register and onto the data bus within 2.6 ns (250 MHz device) if OE is active LOW. The only exception occurs when the SRAM is emerging from a deselected state to a selected state, its outputs are always tristated during the first cycle of the access. After the first cycle of the access, the outputs are controlled by the  $\overline{OE}$  signal. Consecutive single read cycles are supported. After the SRAM is deselected at clock rise by the chip select and either ADSP or ADSC signals, its output tristates immediately.

#### Single Write Accesses Initiated by ADSP

This access is initiated wh<u>en both</u> of the following condition<u>s</u> are satisfied at clock rise: (1) ADSP is asserted LOW, and (2) CE<sub>1</sub>, CE<sub>2</sub>, CE<sub>3</sub> are all asserted active. The address presented to A<sub>[16:0]</sub> is loaded into the Address Register and the address advancement logic while being delivered to the RAM core. The write signals (GW, BWE, and BW<sub>[A:D]</sub>) and ADV inputs are ignored during this first cycle.

ADSP-trigge<u>red</u> write accesses require two clock cycles to complete. If GW is asserted LOW on the second clock rise, the data presented to the DQs and DQPs inputs is written into the corresponding address location in the RAM core. If GW is HIGH, then the write operation is controlled by BWE and BW<sub>[A:D]</sub> signals. The CY7C1347G provides byte write capability that is described in Partial Truth Table for Read/Write on page 10. Asserting th<u>e</u> Byte Write Enable input (BWE) with the selected Byte Write (BW<sub>[A:D]</sub>) input selectively writes to only the desired bytes.

Bytes not selected during a byte write operation remain unaltered. A synchronous self timed write mechanism is provided to simplify the write operations.

Because the CY7C1347G is a common I/O device, the Output Enable ( $\overline{OE}$ ) must be deasserted HIGH before presenting data to the DQs and DQPs inputs. Doing so tristates the output drivers. As a safety precaution, DQs and DQPs are automatically tristated whenever a write cycle is detected, regardless of the state of  $\overline{OE}$ .

#### Single Write Accesses Initiated by ADSC

ADSC write accesses are initiated when the following conditions are satisfied: (1) ADSC is asserted LOW, (2) ADSP is deasserted HIGH, (3) CE<sub>1</sub>, CE<sub>2</sub>, CE<sub>3</sub> are all asserted active, and (4) the appropriate combination of the write inputs (GW, BWE, and BW<sub>[A:D]</sub>) are asserted active to conduct a write to the desired byte(s). ADSC-triggered write accesses require a single clock cycle to complete. The address presented to A<sub>[16:0]</sub> is loaded into the address register and the address advancement logic while being delivered to the RAM core. The ADV input is ignored during this cycle. If a global write is conducted, the data presented to the DQs and DQPs is written into the corresponding address location in the RAM core. If a byte write is conducted, only the selected bytes are written. Bytes not selected during a byte write operation remain unaltered. A synchronous self timed write mechanism has been provided to simplify the write operations.

Because the CY7C1347G is a common I/O device, the Output Enable  $\overline{(OE)}$  must be deasserted HIGH before presenting data to the DQs and DQPs inputs. Doing so tristates the output



drivers. As a safety precaution, DQs and DQPs are automatically tristated whenever a write cycle is detected, regardless of the state of OE.

#### **Burst Sequences**

The CY7C1347G provides a two-bit wraparound counter, fed by A<sub>[1:0]</sub>, that implements either an interleaved or linear burst sequence. The interleaved burst sequence is designed specifically to support Intel Pentium applications. The linear burst sequence is designed to support processors that follow a linear burst sequence. The burst sequence is user-selectable through the MODE input.

Asserting ADV LOW at clock rise automatically increments the burst counter to the next address in the burst sequence. Both read and write burst operations are supported.

#### Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation "sleep" mode. Two clock cycles are required to enter into or exit from this "sleep" mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the "sleep" mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected before entering the "sleep" mode.  $\overline{CE}_1$ ,  $CE_2$ , CE<sub>3</sub>, ADSP, and ADSC must remain inactive for the duration of t<sub>ZZREC</sub> after the ZZ input returns LOW.

ZZ Mode Electrical Characteristics

#### Interleaved Burst Sequence

First Address	Second Address	Third Address	Fourth Address
A <sub>[1:0]</sub>	A <sub>[1:0]</sub>	A <sub>[1:0]</sub>	A <sub>[1:0]</sub>
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

#### Linear Burst Sequence

First Address	Second Address	Third Address	Fourth Address
A <sub>[1:0]</sub>	A <sub>[1:0]</sub>	A <sub>[1:0]</sub>	A <sub>[1:0]</sub>
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10

#### Parameter Description **Test Conditions** Min Max Unit ZZ <u>></u> V<sub>DD</sub> – 0.2 V Snooze mode standby current 40 IDDZZ \_ mΑ Device operation to ZZ ZZ <u>></u> V<sub>DD</sub> – 0.2 V 2t<sub>CYC</sub> ns \_ tzzs ZZ recovery time ZZ <u><</u> 0.2 V 2t<sub>CYC</sub> t<sub>ZZREC</sub> ns ZZ Active to snooze current This parameter is sampled 2t<sub>CYC</sub> ns t<sub>ZZI</sub> ZZ Inactive to exit snooze current This parameter is sampled 0 ns t<sub>RZZI</sub> \_

#### Truth Table

The truth table for part number CY7C1347G follow. [2, 3, 4, 5, 6]

Next Cycle	Add. Used		CE2	$\overline{CE}_3$	ZZ	ADSP	ADSC	ADV	WRITE	OE	CLK	DQ
Deselect cycle, power-down	None	Н	Х	Х	L	Х	L	Х	Х	Х	L-H	Tristate
Deselect cycle, power-down	None	L	L	Х	L	L	Х	Х	Х	Х	L-H	Tristate
Deselect cycle, power-down	None	L	Х	Н	L	L	Х	Х	Х	Х	L-H	Tristate
Deselect cycle, power-down	None	L	L	Х	L	Н	L	Х	Х	Х	L-H	Tristate
Deselect cycle, power-down	None	L	Х	Н	L	Н	L	Х	Х	Х	L-H	Tristate

#### Notes

2

tes X = "Do not Care." H = Logic HIGH, L = Logic LOW. $WRITE = L when any one or more Byte Write Enable signals (<math>\overline{BW}_A$ ,  $\overline{BW}_B$ ,  $\overline{BW}_C$ ,  $\overline{BW}_D$ ) and  $\overline{BWE} = L \text{ or } \overline{GW} = L$ . WRITE = H when all Byte Write Enable signals ( $\overline{BW}_A$ ,  $\overline{BW}_B$ ,  $\overline{BW}_C$ ,  $\overline{BW}_D$ ) and  $\overline{BWE} = L \text{ or } \overline{GW} = L$ . WRITE = H when all Byte Write Enable signals ( $\overline{BW}_A$ ,  $\overline{BW}_B$ ,  $\overline{BW}_C$ ,  $\overline{BW}_D$ ) and  $\overline{BWE} = L \text{ or } \overline{GW} = L$ . WRITE = H when all Byte Write Enable signals ( $\overline{BW}_A$ ,  $\overline{BW}_B$ ,  $\overline{BW}_C$ ,  $\overline{BW}_D$ ) and  $\overline{BWE} = L \text{ or } \overline{GW} = L$ . WRITE = H when all Byte Write Enable signals ( $\overline{BW}_A$ ,  $\overline{BW}_B$ ,  $\overline{BW}_C$ ,  $\overline{BW}_D$ ) and  $\overline{BWE} = L \text{ or } \overline{GW} = L$ . WRITE = H when all Byte Write Enable signals ( $\overline{BW}_A$ ,  $\overline{BW}_B$ ,  $\overline{BW}_C$ ,  $\overline{BW}_D$ ) and  $\overline{BWE}$  is a synchronous and is not sampled with the clock. The SRAM always initiates a read cycle when ADSP is asserted, regardless of the state of  $\overline{GW}$ ,  $\overline{BWE}$ , or  $\overline{BW}_{[A:D]}$ . Writes may occur only on subsequent clocks after the ADSP or with the assertion of ADSC. As a result,  $\overline{OE}$  must be driven HIGH before the start of the write cycle to allow the outputs to tristate.  $\overline{OE}$  is a do not care for the remainder of the write output to tristate.  $\overline{OE}$  is a do 3.

4.

5.

OE is asynchronous and is not sampled with the clock rise. It is masked internally <u>during</u> write cycles. During a read cycle all data bits are tristate when OE is inactive or when the device is deselected, and all data bits behave as output when OE is active (LOW). 6.





# Truth Table (continued)

The truth table for part number CY7C1347G follow. <sup>[2, 3, 4, 5, 6]</sup>

Next Cycle	Add. Used	CE <sub>1</sub>	CE2	CE3	zz	ADSP	ADSC	ADV	WRITE	OE	CLK	DQ
Snooze mode, power-down	None	Х	Х	Х	Н	Х	Х	Х	Х	Х	Х	Tristate
Read Cycle, Begin Burst	External	L	Н	L	L	L	Х	Х	Х	L	L-H	Q
Read Cycle, Begin Burst	External	L	Н	L	L	L	Х	Х	Х	Н	L-H	Tristate
Write Cycle, Begin Burst	External	L	Н	L	L	Н	L	Х	L	Х	L-H	D
Read Cycle, Begin Burst	External	L	Н	L	L	Н	L	Х	Н	L	L-H	Q
Read Cycle, Begin Burst	External	L	Н	L	L	Н	L	Х	Н	Н	L-H	Tristate
Read Cycle, Continue Burst	Next	Х	Х	Х	L	Н	Н	L	Н	Н	L-H	Tristate
Read Cycle, Continue Burst	Next	Х	Х	Х	L	Н	Н	L	Н	L	L-H	Q
Read Cycle, Continue Burst	Next	Н	Х	Х	L	Х	Н	L	Н	L	L-H	Q
Read Cycle, Continue Burst	Next	Н	Х	Х	L	Х	Н	L	Н	Н	L-H	Tristate
Write cycle, continue burst	Next	Х	Х	Х	L	Н	Н	L	L	Х	L-H	D
Write cycle, continue burst	Next	Н	Х	Х	L	Х	Н	L	L	Х	L-H	D
Read cycle, suspend burst	Current	Х	Х	Х	L	Н	Н	Н	Н	L	L-H	Q
Read cycle, suspend burst	Current	Х	Х	Х	L	Н	Н	Н	Н	Н	L-H	Tristate
Read cycle, suspend burst	Current	Н	Х	Х	L	Х	Н	Н	Н	L	L-H	Q
Read cycle, suspend burst	Current	Н	Х	Х	L	Х	Н	Н	Н	Н	L-H	Tristate
Write cycle, suspend burst	Current	Х	Х	Х	L	Н	Н	Н	L	Х	L-H	D
Write cycle, suspend burst	Current	Н	Х	Х	L	Х	Н	Н	L	Х	L-H	D



### Partial Truth Table for Read/Write

The partial truth table for read/write for part number CY7C1347G follow. <sup>[7, 8]</sup>

Function	GW	BWE	BWD	BW <sub>C</sub>	BWB	BWA
Read	Н	Н	Х	Х	Х	Х
Read	Н	L	Н	Н	Н	Н
Write byte A – DQ <sub>A</sub>	Н	L	Н	Н	Н	L
Write byte B – DQ <sub>B</sub>	Н	L	Н	Н	L	Н
Write bytes B, A	Н	L	Н	Н	L	L
Write byte C – DQ <sub>C</sub>	Н	L	Н	L	Н	Н
Write bytes C, A	Н	L	Н	L	Н	L
Write bytes C, B	Н	L	Н	L	L	Н
Write bytes C, B, A	Н	L	Н	L	L	L
Write byte D – DQ <sub>D</sub>	Н	L	L	Н	Н	Н
Write bytes D, A	Н	L	L	Н	Н	L
Write bytes D, B	Н	L	L	Н	L	Н
Write bytes D, B, A	Н	L	L	Н	L	L
Write bytes D, C	Н	L	L	L	Н	Н
Write bytes D, C, A	Н	L	L	L	Н	L
Write bytes D, C, B	Н	L	L	L	L	Н
Write all bytes	Н	L	L	L	L	L
Write all bytes	L	Х	Х	Х	Х	Х

Notes
7. X = "Do not Care." H = Logic HIGH, L = Logic LOW.
8. This table is only a partial listing of the byte write combinations. Any combination of BW<sub>x</sub> is valid. Appropriate write is based on which byte write is active.



### **Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Storage temperature65 °C to +150 °C
Ambient temperature with power applied–55 °C to +125 °C
Supply voltage on $V_{DD}$ relative to GND –0.5 V to +4.6 V
Supply voltage on $V_{DDQ}$ relative to GND–0.5 V to +V_{DD}
DC voltage applied to outputs in high Z State–0.5 V to $V_{DD}$ + 0.5 V
DC input voltage0.5 V to V <sub>DD</sub> + 0.5 V
Current into outputs (LOW) 20 mA
Static discharge voltage > 2001 V (MIL-STD-883, Method 3015)
Latch-up Current > 200 mA

# **Operating Range**

Range	Ambient Temperature	V <sub>DD</sub>	V <sub>DDQ</sub>
Commercial	0 °C to +70 °C	3.3V-5%/	2.5 V –
Industrial	–40 °C to +85 °C	+ 10%	5% to $V_{DD}$

#### **Electrical Characteristics**

Over the Operating Range<sup>[9, 10]</sup>

Parameter	Description	Test Conditions	Min	Max	Unit
V <sub>DD</sub>	Power supply voltage		3.135	3.6	V
V <sub>DDQ</sub>	I/O supply voltage		2.375	V <sub>DD</sub>	V
V <sub>OH</sub>	Output HIGH voltage	For 3.3 V I/O, I <sub>OH</sub> = -4.0 mA	2.4	-	V
		For 2.5 V I/O, I <sub>OH</sub> = –1.0 mA	2.0	-	V
V <sub>OL</sub>	Output LOW voltage	For 3.3 V I/O, I <sub>OL</sub> = 8.0 mA	-	0.4	V
		For 2.5 V I/O, I <sub>OL</sub> = 1.0 mA	-	0.4	V
V <sub>IH</sub>	Input HIGH voltage <sup>[9]</sup>	For 3.3 V I/O	2.0	V <sub>DD</sub> + 0.3 V	V
		For 2.5 V I/O	1.7	V <sub>DD</sub> + 0.3 V	V
V <sub>IL</sub>	Input LOW voltage <sup>[9]</sup>	For 3.3 V I/O	-0.3	0.8	V
		For 2.5 V I/O	-0.3	0.7	V
Ι <sub>X</sub>	Input leakage current except ZZ and MODE	$GND \le V_I \le V_{DDQ}$	-5	5	μA
	Input current of MODE	Input = V <sub>SS</sub>	-30	-	μA
		Input = V <sub>DD</sub>	-	5	μA
	Input current of ZZ	Input = V <sub>SS</sub>	-5	-	μA
		Input = V <sub>DD</sub>	-	30	μA
I <sub>OZ</sub>	Output leakage current	$GND \le V_I \le V_{DDQ}$ , output disabled	-5	5	μA

#### Notes

9. Overshoot:  $V_{IH}(AC) < V_{DD} + 1.5 V$  (pulse width less than  $t_{CYC}/2$ ). Undershoot:  $V_{IL}(AC) > -2 V$  (pulse width less than  $t_{CYC}/2$ ). 10.  $t_{power-up}$ : assumes a linear ramp from 0V to  $V_{DD}(min)$  within 200 ms. During this time  $V_{IH} < V_{DD}$  and  $V_{DDQ} \le V_{DD}$ .

Parameter	Description	Test Conditions	Тур	Max*	Unit	
LSBU	Logical single-bit upsets	25 °C	361	394	FIT/ Mb	
LMBU	Logical multi-bit upsets	25 °C	0	0.01	FIT/ Mb	
SEL         Single event latch-up         85 °C         0         0.1         FIT/ Dev						
* No LMBU or SEL events occurred during testing; this column represents a statistical $\chi^2$ , 95% confidence limit calculation. For more details refer to Application Note, Accelerated Neutron SER Testing and Calculation of Terrestrial Failure Rates – AN54908.						



# Electrical Characteristics (continued)

Over the Operating Range<sup>[9, 10]</sup>

Parameter	Description	Test Conditio	ns	Min	Max	Unit
I <sub>DD</sub>	V <sub>DD</sub> operating supply	$V_{DD}$ = Max., $I_{OUT}$ = 0 mA,	4 ns cycle, 250 MHz	_	325	mA
	current	$f = f_{MAX} = 1/t_{CYC}$	5 ns cycle, 200 MHz	-	265	mA
			6 ns cycle, 166 MHz	-	240	mA
			7.5 ns cycle, 133 MHz	-	225	mA
I <sub>SB1</sub>	Automatic CE	Max. V <sub>DD</sub> , device deselected,	4 ns cycle, 250 MHz	-	120	mA
	power-down current—TTL inputs	$V_{IN} \ge V_{IH} \text{ or } V_{IN} \le V_{IL}$ f = f <sub>MAX</sub> = 1/t <sub>CYC</sub>	5 ns cycle, 200 MHz	-	110	mA
		MAX - MCYC	6 ns cycle, 166 MHz	-	100	mA
			7.5 ns cycle, 133 MHz	_	90	mA
I <sub>SB2</sub>	Automatic CE power-down current—CMOS inputs	Max. $V_{DD}$ , device deselected, $V_{IN} \le 0.3$ V or $V_{IN} \ge V_{DDQ} - 0.3$ V, f = 0	All speeds	-	40	mA
I <sub>SB3</sub>	Automatic CE	Max. V <sub>DD</sub> , device deselected, or	4 ns cycle, 250 MHz	_	105	mA
	power-down current—CMOS inputs	$V_{IN} \le 0.3 \text{ V or } V_{IN} \ge V_{DDQ} - 0.3 \text{ V}$	5 ns cycle, 200 MHz	_	95	mA
		$f = f_{MAX} = 1/t_{CYC}$	6 ns cycle, 166 MHz	_	85	mA
			7.5 ns cycle, 133 MHz	_	75	mA
I <sub>SB4</sub>	Automatic CE power-down current—TTL inputs	$ \begin{array}{l} Max. \ V_{DD}, \ device \ deselected, \\ V_{IN} \geq V_{IH} \ or \ V_{IN} \leq V_{IL}, \ f = 0 \end{array} $		-	45	mA



# Capacitance

Tested initially and after any design or process changes that may affect these parameters.

Parameter	Description	Test Conditions	100-pin TQFP Max	119-ball BGA Max	165-ball FBGA Max	Unit
C <sub>IN</sub>	Input capacitance	T <sub>A</sub> = 25 °C, f = 1 MHz,	5	5	5	pF
C <sub>CLK</sub>	Clock input capacitance	V <sub>DD</sub> = 3.3 V. V <sub>DDQ</sub> = 3.3 V	5	5	5	pF
C <sub>IO</sub>	I/O capacitance		5	7	7	pF


### **Thermal Resistance**


Tested initially and after any design or process changes that may affect these parameters.

Parameter	Description	Test Conditions	100-pin TQFP Package	119-ball BGA Package	165-ball FBGA Package	Unit
$\Theta_{JA}$		Test conditions follow standard test methods and procedures for	30.32	34.1	20.3	°C/W
Θ <sub>JC</sub>		measuring thermal impedance, per EIA/JESD51.	6.85	14.0	4.6	°C/W

#### Figure 4. AC Test Loads and Waveforms

3.3 V I/O Test Load







# **Switching Characteristics**

Over the Operating Range<sup>[11, 12]</sup>

Description –250 –20		.00 –1		-166 -13		33	Unit		
Description	Min	Max	Min	Max	Min	Max	Min	Max	Unit
V <sub>DD</sub> (Typical) to the first Access <sup>[13]</sup>		-	1	-	1	-	1	-	ms
1	1								
Clock cycle time	4.0	-	5.0	-	6.0	-	7.5	-	ns
Clock HIGH	1.7	_	2.0	-	2.5	-	3.0	-	ns
Clock LOW	1.7	-	2.0	-	2.5	Ι	3.0	-	ns
Data output valid after CLK rise	-	2.6	-	2.8	_	3.5	-	4.0	ns
Data output hold after CLK rise	1.0	-	1.0	-	1.5	I	1.5	-	ns
Clock to low Z <sup>[14, 15, 16]</sup>	0	-	0	-	0	-	0	-	ns
Clock to high Z <sup>[14, 15, 16]</sup>	-	2.6	-	2.8	-	3.5	-	4.0	ns
OE LOW to output valid	-	2.6	-	2.8	-	3.5	-	4.5	ns
OE LOW to output low Z <sup>[14, 15, 16]</sup>	0	-	0	-	0	-	0	-	ns
OE HIGH to output high Z <sup>[14, 15, 16]</sup>	-	2.6	-	2.8	-	3.5	-	4.0	ns
l									
Address setup before CLK rise	1.2	-	1.2	-	1.5	-	1.5	-	ns
ADSC, ADSP setup before CLK rise	1.2	-	1.2	-	1.5	-	1.5	-	ns
ADV setup before CLK rise	1.2	-	1.2	-	1.5	-	1.5	-	ns
GW, BWE, BW <sub>X</sub> setup before CLK rise	1.2	-	1.2	-	1.5	-	1.5	-	ns
Data input setup before CLK rise	1.2	-	1.2	-	1.5	-	1.5	-	ns
Chip enable setup before CLK rise	1.2	-	1.2	-	1.5	-	1.5	-	ns
Address hold after CLK rise	0.3	-	0.5	-	0.5	-	0.5	-	ns
ADSP, ADSC hold after CLK rise	0.3	-	0.5	-	0.5	-	0.5	-	ns
ADV hold after CLK Rise	0.3	-	0.5	-	0.5	1	0.5	-	ns
GW, BWE, BW <sub>X</sub> hold after CLK rise	0.3	-	0.5	-	0.5	-	0.5	-	ns
Data input hold after CLK rise	0.3	-	0.5	-	0.5	_	0.5	-	ns
Chip enable hold after CLK rise	0.3	-	0.5	-	0.5	-	0.5	-	ns
	Clock cycle time Clock HIGH Clock LOW Data output valid after CLK rise Data output hold after CLK rise Clock to low $Z^{[14, 15, 16]}$ Clock to high $Z^{[14, 15, 16]}$ OE LOW to output valid OE LOW to output low $Z^{[14, 15, 16]}$ OE HIGH to output high $Z^{[14, 15, 16]}$ Address setup before CLK rise ADSC, ADSP setup before CLK rise ADV setup before CLK rise GW, BWE, BW <sub>X</sub> setup before CLK rise Data input setup before CLK rise Chip enable setup before CLK rise Address hold after CLK rise ADSP, ADSC hold after CLK rise ADV hold after CLK Rise GW, BWE, BW <sub>X</sub> hold after CLK rise Data input hold after CLK rise	DescriptionMin $V_{DD}(Typical)$ to the first Access <sup>[13]</sup> 1Clock cycle time4.0Clock HIGH1.7Clock LOW1.7Data output valid after CLK rise-Data output valid after CLK rise1.0Clock to low Z <sup>[14, 15, 16]</sup> 0Clock to high Z <sup>[14, 15, 16]</sup> -OE LOW to output valid-OE LOW to output low Z <sup>[14, 15, 16]</sup> 0OE LOW to output low Z <sup>[14, 15, 16]</sup> -Address setup before CLK rise1.2ADSC, ADSP setup before CLK rise1.2GW, BWE, BW <sub>X</sub> setup before CLK rise1.2Chip enable setup before CLK rise1.2Address hold after CLK rise0.3ADSP, ADSC hold after CLK rise0.3ADV hold after CLK Rise0.3GW, BWE, BW <sub>X</sub> hold after CLK rise0.3ADV hold after CLK Rise0.3 <t< td=""><td>DescriptionMinMax<math>V_{DD}(Typical)</math> to the first Access<sup>[13]</sup>1-Clock cycle time4.0-Clock HIGH1.7-Clock LOW1.7-Data output valid after CLK rise-2.6Data output hold after CLK rise1.0-Clock to low Z<sup>[14, 15, 16]</sup>0-Clock to high Z<sup>[14, 15, 16]</sup>0-OE LOW to output valid-2.6OE LOW to output valid-2.6OE LOW to output valid-2.6OE LOW to output low Z<sup>[14, 15, 16]</sup>0-OE Address setup before CLK rise1.2-ADSC, ADSP setup before CLK rise1.2-ADV setup before CLK rise1.2-GW, BWE, BW<sub>X</sub> setup before CLK rise1.2-Chip enable setup before CLK rise1.2-Address hold after CLK rise0.3-ADSP, ADSC hold after CLK rise0.3-ADV hold after CLK rise0.3-ADV</td><td>DescriptionMinMaxMin<math>V_{DD}(Typical)</math> to the first Access<sup>[13]</sup>1-1Clock cycle time4.0-5.0Clock HIGH1.7-2.0Clock LOW1.7-2.0Data output valid after CLK rise1.0-1.0Clock to low Z<sup>[14, 15, 16]</sup>0-0Clock to high Z<sup>[14, 15, 16]</sup>0-0Clock to output valid-2.6-OE LOW to output valid-2.6-OE LOW to output low Z<sup>[14, 15, 16]</sup>0-0OE LOW to output low Z<sup>[14, 15, 16]</sup>0-0OE HIGH to output high Z<sup>[14, 15, 16]</sup>-2.6-Address setup before CLK rise1.2-1.2ADSC, ADSP setup before CLK rise1.2-1.2GW, BWE, BW<sub>X</sub> setup before CLK rise1.2-1.2Chip enable setup before CLK rise1.2-1.2Address hold after CLK rise0.3-0.5ADSP, ADSC hold after CLK rise0.3-0.5ADSP, RBWE, BW<sub>X</sub> hold after CLK rise0.3-0.5GW, BWE, BW<sub>X</sub> hold after CLK rise0.3-0.5ADSP, ADSC hold after CLK rise0.3-0.5ADV hold after CLK rise0.3-0.5Address hold after CLK rise0.3-0.5Address hold after CLK rise0.3-0.5Address hold after CLK rise0.3&lt;</td><td><math display="block">\begin{tabular}{ c c c c c } \hline Min &amp; Max &amp; Min &amp; Max \\ \hline Min &amp; Max &amp; Min &amp; Max \\ \hline V_{DD}(Typical) to the first Access [^{13}] &amp; 1 &amp; - &amp; 1 &amp; - \\ \hline &amp; &amp;</math></td><td><math display="block">\begin{tabular}{ c c c c c c } \hline \mbox{Min} &amp; \mbox{Max} &amp; \mbox{Min} &amp; \mbox{Max} &amp; \mbox{Min} \\ \hline \mbox{Max} &amp; \mbox{Min} &amp; \mbox{Max} &amp; \mbox{Min} \\ \hline \mbox{Max} &amp; \mbox{Min} &amp; \mbox{Max} &amp; \mbox{Min} \\ \hline \mbox{Max} &amp; \mbox{Min} &amp; \mbox{Max} &amp; \mbox{Min} \\ \hline \mbox{Max} &amp; \mbox{Min} &amp; \mbox{Max} &amp; \mbox{Min} \\ \hline \mbox{Max} &amp; \mbox{Min} &amp; \mbox{Max} &amp; \mbox{Min} \\ \hline \mbox{Clock cycle time} &amp; \mbox{4.0} &amp; - &amp; \mbox{5.0} &amp; - &amp; \mbox{6.0} \\ \hline \mbox{Clock HIGH} &amp; \mbox{1.7} &amp; - &amp; \mbox{2.0} &amp; - &amp; \mbox{2.5} \\ \hline \mbox{Clock LOW} &amp; \mbox{1.7} &amp; - &amp; \mbox{2.0} &amp; - &amp; \mbox{2.5} \\ \hline \mbox{Data output valid after CLK rise} &amp; \mbox{1.0} &amp; - &amp; \mbox{0.1} \\ \hline \mbox{Data output hold after CLK rise} &amp; \mbox{1.0} &amp; - &amp; \mbox{0.0} &amp; - &amp; \mbox{0} \\ \hline \mbox{Clock to high \$Z^{[14, 15, 16]}\$ &amp; \mbox{0} &amp; - &amp; \mbox{0} &amp; - &amp; \mbox{0} \\ \hline \mbox{OE LOW to output valid} &amp; \mbox{-} &amp; \mbox{2.6} &amp; - &amp; \mbox{2.8} &amp; - \\ \hline \mbox{OE LOW to output high \$Z^{[14, 15, 16]}\$ &amp; \mbox{0} &amp; - &amp; \mbox{0} &amp; - &amp; \mbox{0} \\ \hline \mbox{OE HIGH to output high \$Z^{[14, 15, 16]}\$ &amp; \mbox{-} &amp; \mbox{2.6} &amp; - &amp; \mbox{2.8} &amp; - \\ \hline \mbox{Address setup before CLK rise} &amp; \mbox{1.2} &amp; - &amp; \mbox{1.2} &amp; - &amp; \mbox{1.5} \\ \hline \mbox{Address setup before CLK rise} &amp; \mbox{1.2} &amp; - &amp; \mbox{1.2} &amp; - &amp; \mbox{1.5} \\ \hline \mbox{Address hold after CLK rise} &amp; \mbox{1.2} &amp; - &amp; \mbox{1.2} &amp; - &amp; \mbox{1.5} \\ \hline \mbox{Address hold after CLK rise} &amp; \mbox{0.3} &amp; - &amp; \mbox{0.5} &amp; - &amp; \mbox{0.5} \\ \hline \mbox{Address hold after CLK Rise} &amp; \mbox{0.3} &amp; - &amp; \mbox{0.5} &amp; - &amp; \mbox{0.5} \\ \hline \mbox{Address hold after CLK Rise} &amp; \mbox{0.3} &amp; - &amp; \mbox{0.5} &amp; - &amp; \mbox{0.5} \\ \hline \mbox{Address hold after CLK Rise} &amp; \mbox{0.3} &amp; - &amp; \mbox{0.5} &amp; - &amp; \mbox{0.5} \\ \hline \mbox{Address hold after CLK Rise} &amp; \mbox{0.3} &amp; - &amp; \mbox{0.5} &amp; - &amp; \mbox{0.5} \\ \hline \mbox{Address hold after CLK Rise} &amp; \mbox{0.3} &amp; - &amp; \mbox{0.5} &amp; - &amp; \mbox{0.5} \\ \hline \mbox{Address hold after CLK Rise} &amp; \mbox{0.3} &amp; - &amp; \mbox{0.5} &amp; - &amp; \mbox{0.5} \\ \hline</math></td><td><math display="block">\begin{tabular}{ c c c c c c c } \hline Min &amp; Max &amp; Min &amp; Max &amp; Min &amp; Max \\ \hline Min &amp; Max &amp; Min &amp; Max &amp; Min &amp; Max \\ \hline Min &amp; Max &amp; Min &amp; Max &amp; Min &amp; Max \\ \hline Min &amp; Max &amp; Min &amp; Max &amp; Min &amp; Max \\ \hline V_{DD}(Typical) to the first Access [13] &amp; 1 &amp; - &amp; 1 &amp; - &amp; 1 &amp; - \\ \hline Clock cycle time &amp; 4.0 &amp; - &amp; 5.0 &amp; - &amp; 6.0 &amp; - \\ \hline Clock Cycle time &amp; 1.7 &amp; - &amp; 2.0 &amp; - &amp; 2.5 &amp; - \\ \hline Clock LOW &amp; 1.7 &amp; - &amp; 2.0 &amp; - &amp; 2.5 &amp; - \\ \hline Clock LOW &amp; 1.7 &amp; - &amp; 2.0 &amp; - &amp; 2.5 &amp; - \\ \hline Data output valid after CLK rise &amp; 1.0 &amp; - &amp; 1.0 &amp; - &amp; 1.5 &amp; - \\ \hline Clock to low Z [14, 15, 16] &amp; 0 &amp; - &amp; 0 &amp; - &amp; 0 &amp; - \\ \hline Clock to high Z [14, 15, 16] &amp; 0 &amp; - &amp; 2.6 &amp; - &amp; 2.8 &amp; - &amp; 3.5 \\ \hline \overline{OE} LOW to output valid &amp; - &amp; 2.6 &amp; - &amp; 2.8 &amp; - &amp; 3.5 \\ \hline \overline{OE} LOW to output low Z [14, 15, 16] &amp; 0 &amp; - &amp; 0 &amp; - &amp; 0 &amp; - \\ \hline \overline{OE} HIGH to output high Z [14, 15, 16] &amp; - &amp; 2.6 &amp; - &amp; 2.8 &amp; - &amp; 3.5 \\ \hline \hline Address setup before CLK rise &amp; 1.2 &amp; - &amp; 1.2 &amp; - &amp; 1.5 &amp; - \\ \hline ADSC, ADSP setup before CLK rise &amp; 1.2 &amp; - &amp; 1.2 &amp; - &amp; 1.5 &amp; - \\ \hline \overline{ADV}</math> setup before CLK rise &amp; 1.2 &amp; - &amp; 1.2 &amp; - &amp; 1.5 &amp; - \\ \hline \overline{ADV} setup before CLK rise &amp; 1.2 &amp; - &amp; 1.2 &amp; - &amp; 1.5 &amp; - \\ \hline Chip enable setup before CLK rise &amp; 1.2 &amp; - &amp; 1.2 &amp; - &amp; 1.5 &amp; - \\ \hline Address hold after CLK rise &amp; 1.2 &amp; - &amp; 1.2 &amp; - &amp; 1.5 &amp; - \\ \hline \overline{ADSP}, \overline{ADSC} hold after CLK rise &amp; 0.3 &amp; - &amp; 0.5 &amp; - &amp; 0.5 &amp; - \\ \hline \overline{ADSP}, \overline{ADSC} hold after CLK rise &amp; 0.3 &amp; - &amp; 0.5 &amp; - &amp; 0.5 &amp; - \\ \hline \overline{ADV} Notic after CLK rise &amp; 0.3 &amp; - &amp; 0.5 &amp; - &amp; 0.5 &amp; - \\ \hline \overline{ADV} hold after CLK rise &amp; 0.3 &amp; - &amp; 0.5 &amp; - &amp; 0.5 &amp; - \\ \hline \overline{ADV} hold after CLK rise &amp; 0.3 &amp; - &amp; 0.5 &amp; - &amp; 0.5 &amp; - \\ \hline \overline{ADSP}, \overline{ADSC} hold after CLK rise &amp; 0.3 &amp; - &amp; 0.5 &amp; - &amp; 0.5 &amp; - \\ \hline \overline{ADSP}, \overline{ADSC} hold after CLK rise &amp; 0.3 &amp; - &amp; 0.5 &amp; - &amp; 0.5 &amp; - \\ \hline \overline{ADSP}, \overline{BWL}, \overline{BWL} hold after CLK rise &amp; 0.3 &amp; - &amp; 0.5 &amp; - &amp; 0.5 &amp; - \\ \hline \overline{ADSP}, \overline{ADSC} hold after CLK rise &amp; 0.3 &amp; - &amp; 0.5 &amp; - &amp; 0.5 &amp; - \\ \hline \overline{ADSP}, \overline{ADSC} hold after CLK rise &amp; 0.3 &amp; - &amp; 0.5 &amp; - &amp; 0.5 &amp; - \\ \hline \overline{ADSP}, \overline{ADSC} hold after CLK rise &amp; 0.3 &amp; - &amp; 0.5 &amp; - &amp; 0.5 &amp; - \\ \hline \overline{ADSP}, \overline{ADSC} hold after CLK rise &amp; 0.3 &amp;</td><td><math display="block">\begin{tabular}{ c c c c c c c c c c c c c c c c c c c</math></td><td><math display="block">\begin{tabular}{ c c c c c c c c c c c c c c c c c c c</math></td></t<>	DescriptionMinMax $V_{DD}(Typical)$ to the first Access <sup>[13]</sup> 1-Clock cycle time4.0-Clock HIGH1.7-Clock LOW1.7-Data output valid after CLK rise-2.6Data output hold after CLK rise1.0-Clock to low Z <sup>[14, 15, 16]</sup> 0-Clock to high Z <sup>[14, 15, 16]</sup> 0-OE LOW to output valid-2.6OE LOW to output valid-2.6OE LOW to output valid-2.6OE LOW to output low Z <sup>[14, 15, 16]</sup> 0-OE Address setup before CLK rise1.2-ADSC, ADSP setup before CLK rise1.2-ADV setup before CLK rise1.2-GW, BWE, BW <sub>X</sub> setup before CLK rise1.2-Chip enable setup before CLK rise1.2-Address hold after CLK rise0.3-ADSP, ADSC hold after CLK rise0.3-ADV	DescriptionMinMaxMin $V_{DD}(Typical)$ to the first Access <sup>[13]</sup> 1-1Clock cycle time4.0-5.0Clock HIGH1.7-2.0Clock LOW1.7-2.0Data output valid after CLK rise1.0-1.0Clock to low Z <sup>[14, 15, 16]</sup> 0-0Clock to high Z <sup>[14, 15, 16]</sup> 0-0Clock to output valid-2.6-OE LOW to output valid-2.6-OE LOW to output low Z <sup>[14, 15, 16]</sup> 0-0OE LOW to output low Z <sup>[14, 15, 16]</sup> 0-0OE HIGH to output high Z <sup>[14, 15, 16]</sup> -2.6-Address setup before CLK rise1.2-1.2ADSC, ADSP setup before CLK rise1.2-1.2GW, BWE, BW <sub>X</sub> setup before CLK rise1.2-1.2Chip enable setup before CLK rise1.2-1.2Address hold after CLK rise0.3-0.5ADSP, ADSC hold after CLK rise0.3-0.5ADSP, RBWE, BW <sub>X</sub> hold after CLK rise0.3-0.5GW, BWE, BW <sub>X</sub> hold after CLK rise0.3-0.5ADSP, ADSC hold after CLK rise0.3-0.5ADV hold after CLK rise0.3-0.5Address hold after CLK rise0.3-0.5Address hold after CLK rise0.3-0.5Address hold after CLK rise0.3<	$\begin{tabular}{ c c c c c } \hline Min & Max & Min & Max \\ \hline Min & Max & Min & Max \\ \hline V_{DD}(Typical) to the first Access [^{13}] & 1 & - & 1 & - \\ \hline & & & & & & & & & & & & & & & & & &$	$\begin{tabular}{ c c c c c c } \hline \mbox{Min} & \mbox{Max} & \mbox{Min} & \mbox{Max} & \mbox{Min} \\ \hline \mbox{Max} & \mbox{Min} & \mbox{Max} & \mbox{Min} \\ \hline \mbox{Max} & \mbox{Min} & \mbox{Max} & \mbox{Min} \\ \hline \mbox{Max} & \mbox{Min} & \mbox{Max} & \mbox{Min} \\ \hline \mbox{Max} & \mbox{Min} & \mbox{Max} & \mbox{Min} \\ \hline \mbox{Max} & \mbox{Min} & \mbox{Max} & \mbox{Min} \\ \hline \mbox{Clock cycle time} & \mbox{4.0} & - & \mbox{5.0} & - & \mbox{6.0} \\ \hline \mbox{Clock HIGH} & \mbox{1.7} & - & \mbox{2.0} & - & \mbox{2.5} \\ \hline \mbox{Clock LOW} & \mbox{1.7} & - & \mbox{2.0} & - & \mbox{2.5} \\ \hline \mbox{Data output valid after CLK rise} & \mbox{1.0} & - & \mbox{0.1} \\ \hline \mbox{Data output hold after CLK rise} & \mbox{1.0} & - & \mbox{0.0} & - & \mbox{0} \\ \hline \mbox{Clock to high $Z^{[14, 15, 16]}$ & \mbox{0} & - & \mbox{0} & - & \mbox{0} \\ \hline \mbox{OE LOW to output valid} & \mbox{-} & \mbox{2.6} & - & \mbox{2.8} & - \\ \hline \mbox{OE LOW to output high $Z^{[14, 15, 16]}$ & \mbox{0} & - & \mbox{0} & - & \mbox{0} \\ \hline \mbox{OE HIGH to output high $Z^{[14, 15, 16]}$ & \mbox{-} & \mbox{2.6} & - & \mbox{2.8} & - \\ \hline \mbox{Address setup before CLK rise} & \mbox{1.2} & - & \mbox{1.2} & - & \mbox{1.5} \\ \hline \mbox{Address setup before CLK rise} & \mbox{1.2} & - & \mbox{1.2} & - & \mbox{1.5} \\ \hline \mbox{Address hold after CLK rise} & \mbox{1.2} & - & \mbox{1.2} & - & \mbox{1.5} \\ \hline \mbox{Address hold after CLK rise} & \mbox{0.3} & - & \mbox{0.5} & - & \mbox{0.5} \\ \hline \mbox{Address hold after CLK Rise} & \mbox{0.3} & - & \mbox{0.5} & - & \mbox{0.5} \\ \hline \mbox{Address hold after CLK Rise} & \mbox{0.3} & - & \mbox{0.5} & - & \mbox{0.5} \\ \hline \mbox{Address hold after CLK Rise} & \mbox{0.3} & - & \mbox{0.5} & - & \mbox{0.5} \\ \hline \mbox{Address hold after CLK Rise} & \mbox{0.3} & - & \mbox{0.5} & - & \mbox{0.5} \\ \hline \mbox{Address hold after CLK Rise} & \mbox{0.3} & - & \mbox{0.5} & - & \mbox{0.5} \\ \hline \mbox{Address hold after CLK Rise} & \mbox{0.3} & - & \mbox{0.5} & - & \mbox{0.5} \\ \hline$	$\begin{tabular}{ c c c c c c c } \hline Min & Max & Min & Max & Min & Max \\ \hline Min & Max & Min & Max & Min & Max \\ \hline Min & Max & Min & Max & Min & Max \\ \hline Min & Max & Min & Max & Min & Max \\ \hline V_{DD}(Typical) to the first Access [13] & 1 & - & 1 & - & 1 & - \\ \hline Clock cycle time & 4.0 & - & 5.0 & - & 6.0 & - \\ \hline Clock Cycle time & 1.7 & - & 2.0 & - & 2.5 & - \\ \hline Clock LOW & 1.7 & - & 2.0 & - & 2.5 & - \\ \hline Clock LOW & 1.7 & - & 2.0 & - & 2.5 & - \\ \hline Data output valid after CLK rise & 1.0 & - & 1.0 & - & 1.5 & - \\ \hline Clock to low Z [14, 15, 16] & 0 & - & 0 & - & 0 & - \\ \hline Clock to high Z [14, 15, 16] & 0 & - & 2.6 & - & 2.8 & - & 3.5 \\ \hline \overline{OE} LOW to output valid & - & 2.6 & - & 2.8 & - & 3.5 \\ \hline \overline{OE} LOW to output low Z [14, 15, 16] & 0 & - & 0 & - & 0 & - \\ \hline \overline{OE} HIGH to output high Z [14, 15, 16] & - & 2.6 & - & 2.8 & - & 3.5 \\ \hline \hline Address setup before CLK rise & 1.2 & - & 1.2 & - & 1.5 & - \\ \hline ADSC, ADSP setup before CLK rise & 1.2 & - & 1.2 & - & 1.5 & - \\ \hline \overline{ADV}$ setup before CLK rise & 1.2 & - & 1.2 & - & 1.5 & - \\ \hline \overline{ADV} setup before CLK rise & 1.2 & - & 1.2 & - & 1.5 & - \\ \hline Chip enable setup before CLK rise & 1.2 & - & 1.2 & - & 1.5 & - \\ \hline Address hold after CLK rise & 1.2 & - & 1.2 & - & 1.5 & - \\ \hline \overline{ADSP}, \overline{ADSC} hold after CLK rise & 0.3 & - & 0.5 & - & 0.5 & - \\ \hline \overline{ADSP}, \overline{ADSC} hold after CLK rise & 0.3 & - & 0.5 & - & 0.5 & - \\ \hline \overline{ADV} Notic after CLK rise & 0.3 & - & 0.5 & - & 0.5 & - \\ \hline \overline{ADV} hold after CLK rise & 0.3 & - & 0.5 & - & 0.5 & - \\ \hline \overline{ADV} hold after CLK rise & 0.3 & - & 0.5 & - & 0.5 & - \\ \hline \overline{ADSP}, \overline{ADSC} hold after CLK rise & 0.3 & - & 0.5 & - & 0.5 & - \\ \hline \overline{ADSP}, \overline{ADSC} hold after CLK rise & 0.3 & - & 0.5 & - & 0.5 & - \\ \hline \overline{ADSP}, \overline{BWL}, \overline{BWL} hold after CLK rise & 0.3 & - & 0.5 & - & 0.5 & - \\ \hline \overline{ADSP}, \overline{ADSC} hold after CLK rise & 0.3 & - & 0.5 & - & 0.5 & - \\ \hline \overline{ADSP}, \overline{ADSC} hold after CLK rise & 0.3 & - & 0.5 & - & 0.5 & - \\ \hline \overline{ADSP}, \overline{ADSC} hold after CLK rise & 0.3 & - & 0.5 & - & 0.5 & - \\ \hline \overline{ADSP}, \overline{ADSC} hold after CLK rise & 0.3 &	$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$


Notes

Notes
11. Timing references level is 1.5 V when V<sub>DDQ</sub> = 3.3 V and is 1.25 V when V<sub>DDQ</sub> = 2.5 V on all datasheets.
12. Test conditions shown in (a) of Figure 4 on page 13 unless otherwise noted.
13. This part has an internal voltage regulator; t<sub>POWER</sub> is the time that the power must be supplied above V<sub>DD</sub>(min) initially before a read or write operation can be initiated.
14. t<sub>CHZ</sub>, t<sub>OLZ</sub>, t<sub>OLZ</sub>, t<sub>OLZ</sub>, and t<sub>OEHZ</sub> are specified with AC test conditions shown in part (b) of Figure 4 on page 13. Transition is measured ±200 mV from steady-state voltage.
15. At any voltage and temperature, t<sub>OEHZ</sub> is less than t<sub>OELZ</sub> and t<sub>CHZ</sub> is less than t<sub>CLZ</sub> to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve High Z before Low Z under the same system conditions.
16. This partmeter is sampled and not 100% tested.

16. This parameter is sampled and not 100% tested.



## **Switching Waveforms**




DON'T CARE W UNDEFINED

Note 17. In this diagram, when CE is LOW, CE<sub>1</sub> is LOW, CE<sub>2</sub> is HIGH, and CE<sub>3</sub> is LOW. When CE is HIGH, CE<sub>1</sub> is HIGH, CE<sub>2</sub> is LOW, or CE<sub>3</sub> is HIGH.



# Switching Waveforms (continued)




Notes

18. In this diagram, when  $\overline{CE}$  is LOW,  $\overline{CE}_1$  is LOW, CE<sub>2</sub> is HI<u>GH</u>, and  $\overline{CE}_3$  is LOW. When  $\overline{CE}$  is HIGH,  $\overline{CE}_1$  is HIGH, CE<sub>2</sub> is LOW, or  $\overline{CE}_3$  is HIGH. 19. Full width write can be initiated by either GW LOW, or by GW HIGH, BWE LOW, and BW<sub>x</sub> LOW.



# Switching Waveforms (continued)




Notes

20. In this diagram, when  $\overline{CE}$  is LOW,  $\overline{CE}_1$  is LOW,  $CE_2$  is HIGH, and  $\overline{CE}_3$  is LOW. When  $\overline{CE}$  is HIGH,  $\overline{CE}_1$  is HIGH,  $CE_2$  is LOW, or  $\overline{CE}_3$  is HIGH. 21. The data bus (Q) remains in High Z following a write cycle, unless a new read access is initiated by  $\overline{ADSP}$  or  $\overline{ADSC}$ . 22. GW is HIGH.



# Switching Waveforms (continued)



Notes

23. Device must be deselected when entering ZZ mode. See Truth Table on page 8 for all possible signal conditions to deselect the device. 24. DQs are in High Z when exiting ZZ sleep mode.




### **Ordering Information**

The table below contains only the parts that are currently available. If you don't see what you are looking for, please contact your local sales representative. For more information, visit the Cypress website at www.cypress.com and refer to the product summary page at http://www.cypress.com/products

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives and distributors. To find the office closest to you, visit us at http://www.cypress.com/go/datasheet/offices

Speed (MHz)	Ordering Code	Package Diagram	Package Type	Operating Range
133	CY7C1347G-133AXC	51-85050	100-pin Thin Quad Flat Pack (14 × 20 × 1.4 mm) Pb-free	Commercial
	CY7C1347G-133BGXC	51-85115	119-ball Ball Grid Array (14 × 22 × 2.4 mm) Pb-free	
166	CY7C1347G-166AXC	51-85050	100-pin Thin Quad Flat Pack (14 × 20 × 1.4 mm) Pb-free	Commercial
200	CY7C1347G-200AXC	51-85050	100-pin Thin Quad Flat Pack (14 × 20 × 1.4 mm) Pb-free	Commercial
250	CY7C1347G-250AXC	51-85050	100-pin Thin Quad Flat Pack (14 × 20 × 1.4 mm) Pb-free	Commercial


#### **Ordering Code Definitions**






#### **Package Diagrams**

Figure 9. 100-pin TQFP (14 × 20 × 1.4 mm)





1. JEDEC STD REF MS-026


 8. BODY LENGTH DIMENSION DOES NOT INCLUDE MOLD PROTRUSION/END FLASH
 MOLD PROTRUSION/END FLASH SHALL NOT EXCEED 0.0098 in (0.25 mm) PER SIDE
 BODY LENGTH DIMENSIONS ARE MAX PLASTIC BODY SIZE INCLUDING MOLD MISMATCH 3. DIMENSIONS IN MILLIMETERS

51-85050 \*D



#### Package Diagrams (continued)

Figure 10. 119-ball BGA (14 × 22 × 2.4 mm)




51-85115 \*C


Page 21 of 24



### Package Diagrams (continued)







51-85180 \*C

#### Acronyms

Acronym	Description
DDR	double data rate
FBGA	fine-pitch ball grid array
HSTL	high-speed transceiver logic
JEDEC	joint electron device engineering council
JTAG	joint test action group
ODT	on-die termination
PLL	phase-locked loop
QDR	quad data rate
TAP	test access port
ТСК	test clock
TDO	test data out
TDI	test data in
TMS	test mode select

Document #: 38-05516 Rev. \*I

Page 22 of 24



# **Document History Page**

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	224364	RKF	See ECN	New datasheet
*A	276690	VBL	See ECN	Changed TQFP package in Ordering Information section to Pb-Free TQFP Added comment of BG and BZ Pb-Free package availability
*В	333625	SYT	See ECN	Removed 225 MHz and 100 MHz speed grades Modified Address Expansion balls in the pinouts for 100 TQFP Package as per JEDEC standards and updated the Pin Definitions accordingly Modified $V_{OL}$ , $V_{OH}$ test conditions Replaced TBDs for $\Theta_{JA}$ and $\Theta_{JC}$ to their respective values on the Thermal Resis tance table Changed the package name for 100 TQFP from A100RA to A101 Removed comment on the availability of BG Pb-Free package Updated the Ordering Information by shading and unshading MPNs as per availability
*C	419256	RXU	See ECN	Converted from Preliminary to Final. Changed address of Cypress Semiconductor Corporation on Page #1 from "3901 North First Street" to "198 Champion Court" Swapped typo CE <sub>2</sub> and $\overline{CE}_3$ in the Truth Table column heading on Page #6 Modified test condition from $V_{IH} \le V_{DD}$ to $V_{IH} < V_{DD}$ . Modified test condition from $V_{DDQ} < V_{DD}$ to $V_{DDQ} \le V_{DD}$ Modified "Input Load" to "Input Leakage Current except ZZ and MODE" in the Electrical Characteristics Table. Replaced Package Name column with Package Diagram in the Ordering Information table. Replaced Package Diagram of 51-85050 from *A to *B Replaced Package Diagram of 51-85180 from ** to *A Updated the Ordering Information.
*D	480124	VKN	See ECN	Added the Maximum Rating for Supply Voltage on V <sub>DDQ</sub> Relative to GND. Updated the Ordering Information table.
*E	1078184	VKN	See ECN	Corrected write timing diagram on page 12
*F	2633279	NXR/AESA	01/15/09	Updated Ordering Information and data sheet template.
*G	2756998	VKN	08/28/09	Included Soft Error Immunity Data Modified Ordering Information table by including parts that are available and modified the disclaimer for the Ordering information. Updated Package Diagram for spec 51-85180.
*H	2998771	NJY	08/02/10	Template update. Updated package diagrams to latest revision. 51-85050 – *B to *C 51-85115 – *B to *C 51-85180 – *B to *C
*	3208774	NJY	03/29/2011	Updated Ordering Information and added Ordering Code Definitions. Updated Package Diagrams.



#### Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### Products

Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc
	cypress.com/go/plc
Memory	cypress.com/go/memory
Optical & Image Sensing	cypress.com/go/image
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless

#### **PSoC Solutions**

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2004-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document #: 38-05516 Rev. \*I

Revised March 29, 2011

Page 24 of 24

All products and company names mentioned in this document may be the trademarks of their respective holders.