

# 4-Mbit (128 K × 36) Flow-through SRAM with NoBL™ Architecture

#### **Features**

- Can support up to 133-MHz bus operations with zero wait states
  - □ Data is transferred on every clock
- Pin compatible and functionally equivalent to ZBT™ devices
- Internally self-timed output buffer control to eliminate the need to use OE
- Registered inputs for flow-through operation
- Byte write capability
- 128 K × 36 common I/O architecture
- 2.5 V/3.3 V I/O power supply (V<sub>DDQ</sub>)
- Fast clock-to-output times
  □ 6.5 ns (for 133-MHz device)
- Clock enable (CEN) pin to suspend operation
- Synchronous self-timed writes
- Asynchronous output enable
- Available in Pb-free 100-pin TQFP package, Pb-free and non Pb-free 119-ball BGA package
- Burst capability—linear or interleaved burst order
- Low standby power

#### **Functional Description**


The CY7C1351G<sup>[1]</sup> is a 3.3 V, 128 K × 36 synchronous flow-through burst SRAM designed specifically to support unlimited true back-to-back read/write operations without the insertion of wait states. The CY7C1351G is equipped with the advanced No Bus Latency<sup> $\mathsf{TM}$ </sup> (NoBL $^{\mathsf{TM}}$ ) logic required to enable consecutive Read/Write operations with data being transferred on every clock cycle. This feature dramatically improves the throughput of data through the SRAM, especially in systems that require frequent write-read transitions.

All synchronous inputs pass through input registers controlled by the rising edge of the clock. The clock input is qualified by the clock enable (CEN) signal, which when deasserted suspends operation and extends the previous clock cycle. Maximum access delay from the clock rise is 6.5 ns (133-MHz device).

 $\frac{Write}{(BW_{[A:D]})}$  and a write enable  $\frac{WE}{WE}$  input. All writes are conducted with on-chip synchronous self-timed write circuitry.

Three synchronous chip enables  $(\overline{CE}_1, CE_2, \overline{CE}_3)$  and an asynchronous output enable  $(\overline{OE})$  provide for easy bank selection and output tri-state control. In order to avoid bus contention, the output drivers are synchronously tri-stated during the data portion of a write sequence.

# Logic Block Diagram



#### Note

1. For best-practices recommendations, please refer to the Cypress application note System Design Guidelines on www.cypress.com.

Cypress Semiconductor Corporation
Document Number: 38-05513 Rev. \*H

198 Champion Court

San Jose, CA 95134-1709 • 408-943-2600

Revised November 29, 2010



# **Contents**

Selection Guide	3
Pin Configurations	3
Pin Definitions	
Functional Overview	5
Single Read Accesses	5
Burst Read Accesses	5
Single Write Accesses	6
Burst Write Accesses	6
Sleep Mode	6
Linear Burst Address Table (MODE = GND)	6
Interleaved Burst Address Table	
(MODE = Floating or VDD)	6
ZZ Mode Electrical Characteristics	6
Truth Table	7
Partial Truth Table for Read/Write	7
Maximum Ratings	8
Operating Range	8
Electrical Characteristics	
Canacitance	q

i nermai kesistance	3
AC Test Loads and Waveforms	9
Switching Characteristics	10
Switching Waveforms	
Read/Write Waveforms	1
NOP, STALL and DESELECT Cycles	12
ZZ Mode Timing	12
Ordering Information	
Ordering Code Definitions	13
Package Diagrams	14
Acronyms	
Document Conventions	10
Units of Measure	16
Document History Page	17
Sales, Solutions, and Legal Information	18
Worldwide Sales and Design Support	
Products	18
PSoC Solutions	18




#### **Selection Guide**

	133 MHz	100 MHz	Unit
Maximum access time	6.5	8.0	ns
Maximum operating current	225	205	mA
Maximum CMOS standby current	40	40	mA

# **Pin Configurations**

### **100-pin TQFP Pinout**



Document Number: 38-05513 Rev. \*H Page 3 of 18



# Pin Configurations (continued)

# 119-ball BGA Pinout

	1	2	3	4	5	6	7
Α	$V_{DDQ}$	Α	Α	NC/18M	Α	Α	$V_{\mathrm{DDQ}}$
В	NC/576M	CE <sub>2</sub>	Α	ADV/LD	Α	$\overline{CE}_3$	NC
С	NC/1G	Α	Α	$V_{DD}$	Α	Α	NC
D	$DQ_C$	$DQP_C$	$V_{SS}$	NC	$V_{SS}$	$DQP_B$	$DQ_B$
E	$DQ_C$	$DQ_C$	$V_{SS}$	Œ <sub>1</sub>	$V_{SS}$	$DQ_B$	$DQ_B$
F	$V_{DDQ}$	$DQ_C$	$V_{SS}$	OE	$V_{SS}$	$DQ_B$	$V_{DDQ}$
G	$DQ_C$	$DQ_C$	$\overline{BW}_C$	NC/9M	$\overline{BW}_B$	$DQ_B$	$DQ_B$
Н	$DQ_C$	$DQ_C$	$V_{SS}$	WE	$V_{SS}$	$DQ_B$	$DQ_B$
J	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$
K	$DQ_D$	$DQ_D$	$V_{SS}$	CLK	$V_{SS}$	$DQ_A$	$DQ_A$
L	$DQ_D$	$DQ_D$	$\overline{BW}_D$	NC	$\overline{BW}_A$	$DQ_A$	$DQ_A$
М	$V_{\mathrm{DDQ}}$	$DQ_D$	$V_{SS}$	CEN	$V_{SS}$	$DQ_A$	$V_{\mathrm{DDQ}}$
N	$DQ_D$	$DQ_D$	$V_{SS}$	A1	$V_{SS}$	$DQ_A$	$DQ_A$
Р	$DQ_D$	$DQP_D$	$V_{SS}$	A0	$V_{SS}$	$DQP_A$	$DQ_A$
R	NC/144M	Α	MODE	$V_{DD}$	NC	Α	NC/288M
T	NC	NC/72M	Α	Α	Α	NC/36M	ZZ
U	$V_{DDQ}$	NC	NC	NC	NC	NC	$V_{\mathrm{DDQ}}$

# **Pin Definitions**

Name	I/O	Description
A <sub>0</sub> , A <sub>1</sub> , A	Input- synchronous	Address inputs used to select one of the 128 K address locations. Sampled at the rising edge of the CLK. $A_{[1:0]}$ are fed to the two-bit burst counter.
BW <sub>[A:D]</sub>	Input- synchronous	Byte write inputs, active LOW. Qualified with $\overline{\text{WE}}$ to conduct writes to the SRAM. Sampled on the rising edge of CLK.
WE	Input- synchronous	<b>Write enable input, active LOW</b> . Sampled on the rising edge of CLK if CEN is active LOW. This signal must be asserted LOW to initiate a write sequence.
ADV/LD	Input- synchronous	Advance/load input. Used to advance the on-chip address counter or load a new address. When HIGH (and CEN is asserted LOW) the internal burst counter is advanced. When LOW, a new address can be loaded into the device for an access. After being deselected, ADV/LD should be driven LOW in order to load a new address.
CLK	Input-clock	Clock input. Used to capture all synchronous inputs to the device. CLK is qualified with CEN. CLK is only recognized if CEN is active LOW.
CE <sub>1</sub>	Input- synchronous	Chip enable 1 input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with $CE_2$ , and $\overline{CE}_3$ to select/deselect the device.
CE <sub>2</sub>	Input- synchronous	
CE <sub>3</sub>	Input- synchronous	$\frac{\text{Chip enable 3 input, active LOW}}{\text{CE}_1}$ and $\text{CE}_2$ to select/deselect the device.
ŌĒ	Input- asynchronous	Output enable, asynchronous input, active LOW. Combined with the synchronous logic block inside the device to control the direction of the I/O pins. When LOW, the I/O pins are allowed to behave as outputs. When deasserted HIGH, I/O pins are tri-stated, and act as input data pins. OE is masked during the data portion of a write sequence, during the first clock when emerging from a deselected state, when the device has been deselected.

Document Number: 38-05513 Rev. \*H Page 4 of 18



#### Pin Definitions (continued)

Name	I/O	Description
CEN	Input- synchronous	Clock enable input, active LOW. When asserted LOW the clock signal is recognized by the SRAM. When deasserted HIGH the clock signal is masked. Since deasserting CEN does not deselect the device, CEN can be used to extend the previous cycle when required.
ZZ	Input- asynchronous	<b>ZZ "sleep" input</b> . This active HIGH input places the device in a non-time critical "sleep" condition with data integrity preserved. During normal operation, this pin has to be low or left floating. ZZ pin has an internal pull-down.
DQs	I/O- synchronous	<b>Bidirectional data I/O lines</b> . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by address during the clock rise of the read cycle. The direction of the pins is controlled by $\overline{OE}$ and the internal control logic. When $\overline{OE}$ is asserted LOW, the pins can behave as outputs. When HIGH, $DQ_s$ and $DQP_{[A:D]}$ are placed in a tri-state condition. The outputs are automatically tri-stated during the data portion of a write sequence, during the first clock when emerging from a deselected state, and when the device is deselected, regardless of the state of $\overline{OE}$ .
DQP <sub>[A:D]</sub>	I/O- synchronous	<b>Bidirectional data parity I/O lines</b> . Functionally, these signals are identical to $DQ_s$ . During write sequences, $DQP_{[A:D]}$ is controlled by $BW_{[A:D]}$ correspondingly.
MODE	Input strap pin	<b>Mode input. Selects the burst order of the device</b> . When tied to Gnd selects linear burst sequence. When tied to V <sub>DD</sub> or left floating selects interleaved burst sequence.
$V_{DD}$	Power supply	Power supply inputs to the core of the device.
$V_{DDQ}$	I/O power supply	Power supply for the I/O circuitry.
$V_{SS}$	Ground	Ground for the device.
NC	_	No connects. Not Internally connected to the die.
NC/9M, NC/18M NC/36M NC/72M, NC/144M, NC/288M, NC/576M, NC/1G	-	<b>No connects</b> . Not internally connected to the die. NC/9M,NC/18M,NC/36M,NC/72M, NC/144M, NC/288M, NC/576M and NC/1G are address expansion pins are not internally connected to the die.

#### **Functional Overview**

The CY7C1351G is a synchronous flow-through burst SRAM designed specifically to eliminate wait states during write-read transitions. All synchronous inputs pass through input registers controlled by the rising edge of the clock. The clock signal is qualified with the clock enable input signal (CEN). If CEN is HIGH, the clock signal is not recognized and all internal states are maintained. All synchronous operations are qualified with CEN. Maximum access delay from the clock rise (t<sub>CDV</sub>) is 6.5 ns (133-MHz device).

Accesses can be initiated by asserting all three chip enables  $(\overline{CE}_1, CE_2, \overline{CE}_3)$  active at the rising edge of the clock. If clock enable (CEN) is active LOW and ADV/LD is asserted LOW, the address presented to the device will be latched. The access can either be a read or write operation, depending on the status of the write enable (WE).  $\overline{BW}_{[A:D]}$  can be used to conduct byte write operations.

Write operations are qualified by the write enable (WE). All writes are simplified with on-chip synchronous self-timed write circuitry.

Three synchronous chip en<u>ables</u> ( $CE_1$ ,  $CE_2$ ,  $CE_3$ ) and an asynchronous output enable (OE) simplify depth expansion. <u>All</u> operations (reads, writes, and deselects) are pipelined. ADV/LD

should be driven LOW once the device has been deselected in order to load a new address for the next operation.

#### **Single Read Accesses**

A read access is initiated when the following conditions are satisfied at clock rise: (1)  $\overline{\text{CEN}}$  is asserted LOW, (2)  $\text{CE}_1$ ,  $\text{CE}_2$ , and CE<sub>3</sub> are all asserted active, (3) the write enable input signal WE is deasserted HIGH, and (4) ADV/LD is asserted LOW. The address presented to the address inputs is latched into the address register and presented to the memory array and control logic. The control logic determines that a read access is in progress and allows the requested data to propagate to the output buffers. The data is available within 6.5 ns (133-MHz device) provided OE is active LOW. After the first clock of the read access, the output buffers are controlled by OE and the internal control logic. OE must be driven LOW in order for the device to drive out the requested data. On the subsequent clock, another operation (read/write/deselect) can be initiated. When the SRAM is deselected at clock rise by one of the chip enable signals, its output will be tri-stated immediately.

#### **Burst Read Accesses**

The CY7C1351G has an on-chip burst counter that allows the user the ability to supply a single address and conduct up to four

Document Number: 38-05513 Rev. \*H Page 5 of 18



reads without reasserting the address inputs. ADV/LD must be driven LOW in order to load a new address into the SRAM, as described in the Single Read Accesses section above. The sequence of the burst counter is determined by the MODE input signal. A LOW input on MODE selects a linear burst mode, a HIGH selects an interleaved burst sequence. Both burst counters use A0 and A1 in the burst sequence, and will wrap around when incremented sufficiently. A HIGH input on ADV/LD will increment the internal burst counter regardless of the state of chip enable inputs or WE. WE is latched at the beginning of a burst cycle. Therefore, the type of access (read or write) is maintained throughout the burst sequence.

#### Single Write Accesses

Write access are initiated when the following conditions are satisfied at clock rise: (1) CEN is asserted LOW, (2) CE<sub>1</sub>, CE<sub>2</sub>, and CE<sub>3</sub> are all asserted active, and (3) the write signal WE is asserted LOW. The address presented to the address bus is loaded into the address register. The write signals are latched into the control logic block. The data lines are automatically tri-stated regardless of the state of the OE input signal. This allows the external logic to present the data on DQs and DQP<sub>[A:D]</sub>.

On the next clock rise the data presented to DQs and DQP $_{\rm [A:D]}$  (or a subset for byte write operations, see truth table for details) inputs is latched into the device and the write is complete. Additional accesses (read/write/deselect) can be initiated on this cycle.

<u>The</u> data written during the write operation is controlled by  $\overline{BW}_{[A:D]}$  signals. The CY7C1351G provides byte write capability that is described in the truth table. Asserting the write enable input ( $\overline{WE}$ ) with the selected byte write select input will selectively write to only the desired bytes. Bytes not selected during a byte write operation will remain unaltered. A synchronous self-timed write mechanism has been provided to simplify the write operations. Byte write capability has been included in order to greatly simplify read/modify/write sequences, which can be reduced to simple byte write operations.

Because the CY7C1351G is a common I/O device, data should not be driven into the device while the outputs are active. The output enable ( $\overline{OE}$ ) can be deasserted HIGH before presenting data to the DQs and DQP<sub>[A:D]</sub> inputs. Doing so will tri-state the output drivers. As a safety precaution, DQs and DQP<sub>[A:D]</sub> are automatically tri-stated during the data portion of a write cycle, regardless of the state of  $\overline{OE}$ .

#### **Burst Write Accesses**

The CY7C1351G has an on-chip burst counter that allows the user the ability to supply a single address and conduct up to four Write operations without reasserting the address inputs. ADV/LD must be driven LOW in order to load the initial address, as described in the Single Write Accesses section above. When ADV/LD is driven HIGH on the subsequent clock rise, the chip enables (CE<sub>1</sub>, CE<sub>2</sub>, and CE<sub>3</sub>) and WE inputs are ignored and the burst counter is incremented. The correct  $\overline{BW}_{[A:D]}$  inputs must be driven in each cycle of the burst write, in order to write the correct bytes of data.

#### Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation "sleep" mode. Two clock cycles are required to enter into or exit from this "sleep" mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the "sleep" mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected prior to entering the "sleep" mode. CE<sub>1</sub>, CE<sub>2</sub>, and CE<sub>3</sub>, must remain inactive for the duration of t<sub>ZZREC</sub> after the ZZ input returns LOW.

### Linear Burst Address Table (MODE = GND)

First Address A1, A0	Second Address A1, A0	Third Address A1, A0	Fourth Address A1, A0
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10

# Interleaved Burst Address Table (MODE = Floating or $V_{DD}$ )

First Address A1, A0	Second Address A1, A0	Third Address A1, A0	Fourth Address A1, A0
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

#### ZZ Mode Electrical Characteristics

Parameter	Description	Test Conditions	Min	Max	Unit
I <sub>DDZZ</sub>	Sleep mode standby current	$ZZ \ge V_{DD} - 0.2 \text{ V}$	_	40	mA
t <sub>ZZS</sub>	Device operation to ZZ	$ZZ \ge V_{DD} - 0.2 \text{ V}$	_	2t <sub>CYC</sub>	ns
t <sub>ZZREC</sub>	ZZ recovery time	ZZ ≤ 0.2 V	2t <sub>CYC</sub>	_	ns
t <sub>ZZI</sub>	ZZ active to sleep current	This parameter is sampled	_	2t <sub>CYC</sub>	ns
t <sub>RZZI</sub>	ZZ inactive to exit sleep current	This parameter is sampled	0	_	ns

Document Number: 38-05513 Rev. \*H Page 6 of 18



# **Truth Table** [2, 3, 4, 5, 6, 7, 8]

Operation	Address Used	CE <sub>1</sub>	CE <sub>2</sub>	CE <sub>3</sub>	ZZ	ADV/LD	WE	$\overline{\mathrm{BW}}_{\mathrm{X}}$	ŌE	CEN	CLK	DQ
Deselect cycle	None	Н	Х	Х	L	L	Х	Х	Χ	L	L->H	Tri-state
Deselect cycle	None	Х	Х	Н	L	L	Х	Х	Χ	L	L->H	Tri-state
Deselect cycle	None	Х	L	Х	L	L	Х	Х	Χ	L	L->H	Tri-state
Continue deselect cycle	None	Х	Х	Х	L	Н	Х	Х	Χ	L	L->H	Tri-state
READ cycle (begin burst)	External	L	Н	L	L	L	Н	Х	L	L	L->H	Data out (Q)
READ cycle (continue burst)	Next	Х	Х	Х	L	Н	Х	Х	L	L	L->H	Data out (Q)
NOP/DUMMY READ (begin burst)	External	L	Н	L	L	L	Н	Х	Н	L	L->H	Tri-state
DUMMY READ (continue burst)	Next	Х	Х	Х	L	Н	Х	Х	Н	L	L->H	Tri-state
WRITE cycle (begin burst)	External	L	Н	L	L	L	L	L	Χ	L	L->H	Data in (D)
WRITE cycle (continue burst)	Next	Х	Х	Х	L	Н	Х	L	Χ	L	L->H	Data in (D)
NOP/WRITE ABORT (begin burst)	None	L	Н	L	L	L	L	Н	Χ	L	L->H	Tri-state
WRITE ABORT (continue burst)	Next	Х	Х	Х	L	Н	Х	Н	Χ	L	L->H	Tri-state
IGNORE CLOCK EDGE (stall)	Current	Х	Х	Х	L	Х	Х	Х	Χ	Н	L->H	_
SLEEP MODE	None	Х	Х	Х	Н	Х	Х	Х	Χ	Х	Χ	Tri-state

# Partial Truth Table for Read/Write [2, 3, 9]

Function	WE	BW <sub>A</sub>	BW <sub>B</sub>	BW <sub>C</sub>	BW <sub>D</sub>
Read	Н	Х	X	Χ	Х
Read	Н	Х	Х	Х	Х
Write – no bytes written	L	Н	Н	Н	Н
Write byte A – (DQ <sub>A</sub> and DQP <sub>A</sub> )	L	L	Н	Н	Н
Write byte B – (DQ <sub>B</sub> and DQP <sub>B</sub> )	L	Н	L	Н	Н
Write byte C – (DQ <sub>C</sub> and DQP <sub>C</sub> )	L	Н	Н	L	Н
Write byte D – (DQ <sub>D</sub> and DQP <sub>D</sub> )	L	Н	Н	Н	L
Write all bytes	L	L	L	L	L

- X = Don't Care." H = Logic HIGH, L = Logic LOW. BWx = L signifies at least one byte write select is active, BWx = valid signifies that the desired byte write selects are asserted, see truth table for details.
   Write is defined by BWx, and WE. See truth table for read/write.

- 4. When a write cycle is detected, all I/Os are tri-stated, even during byte writes.
   5. The DQs and DQP<sub>[A:D]</sub> pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock.
   6. CEN = H, inserts wait states.

- Device will power-up deselected and the I/Os in a tri-state condition, regardless of OE.
   OE is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle DQs and DQP<sub>[A:D]</sub> = tri-state when OE is inactive or when the device is deselected, and DQs and DQP<sub>[A:D]</sub> = data when OE is active.
   Table only lists a partial listing of the byte write combinations. Any combination of BW<sub>X</sub> is valid. Appropriate write will be done based on which byte write is active.

Document Number: 38-05513 Rev. \*H Page 7 of 18



# **Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested. Storage temperature ......-65 °C to +150 °C Ambient temperature with power applied ...... -55 °C to +125 °C Supply voltage on  $V_{DD}$  relative to GND......-0.5 V to +4.6 V Supply voltage on  $V_{DDQ}$  relative to GND...... -0.5~V to  $+V_{DD}$ DC voltage applied to outputs 

DC input voltage	–0.5 V to V <sub>DD</sub> + 0.5 V
Current into outputs (LOW)	20 mA
Static discharge voltage(per MIL-STD-883, method 3015)	> 2001 V
Latch-up current	> 200 mA

# **Operating Range**

Range	Ambient Temperature (T <sub>A</sub> )	$V_{DD}$	V <sub>DDQ</sub>
Commercial	0 °C to +70 °C	3.3 V – 5% /	2.5 V –
Industrial	–40 °C to +85 °C	+ 10%	5% to $V_{DD}$

## **Electrical Characteristics**

Over the Operating Range [10,11]

Parameter	Description	Test Conditi	ons	Min	Max	Unit
$V_{DD}$	Power supply voltage			3.135	3.6	V
$V_{DDQ}$	I/O supply voltage	for 3.3 V I/O		3.135	$V_{DD}$	V
		for 2.5 V I/O		2.375	2.625	V
$V_{OH}$	Output HIGH voltage	for 3.3 V I/O, I <sub>OH</sub> = -4.0 mA		2.4	_	V
		for 2.5 V I/O, I <sub>OH</sub> = -1.0 mA		2.0	_	V
$V_{OL}$	Output LOW voltage	for 3.3 V I/O, I <sub>OL</sub> = 8.0 mA		_	0.4	V
		for 2.5 V I/O, I <sub>OL</sub> = 1.0 mA		-	0.4	V
V <sub>IH</sub>	Input HIGH voltage	for 3.3 V I/O		2.0	V <sub>DD</sub> + 0.3 V	V
	Input HIGH voltage	for 2.5 V I/O		1.7	V <sub>DD</sub> + 0.3 V	V
V <sub>IL</sub>	Input LOW voltage[10]	for 3.3 V I/O		-0.3	0.8	V
	Input LOW voltage[10]	for 2.5 V I/O		-0.3	0.7	V
I <sub>X</sub>	Input leakage current except ZZ and MODE	$GND \leq V_I \leq V_DDQ$		<b>-5</b>	5	μА
	Input current of MODE	Input = V <sub>SS</sub>		-30	_	μА
		Input = V <sub>DD</sub>		-	5	μА
	Input current of ZZ	Input = V <sub>SS</sub>		<b>-</b> 5	_	μА
		Input = V <sub>DD</sub>		-	30	μА
I <sub>OZ</sub>	Output leakage current	$GND \le V_1 \le V_{DDQ}$ , output disable	ed	-5	5	μА
I <sub>DD</sub>	V <sub>DD</sub> operating supply	V <sub>DD</sub> = Max, I <sub>OUT</sub> = 0 mA,	7.5-ns cycle, 133 MHz	-	225	mA
	current	$f = f_{MAX} = 1/t_{CYC}$	10-ns cycle, 100 MHz	-	205	mA
I <sub>SB1</sub>	Automatic CE power-down	V <sub>DD</sub> = Max, device deselected,	7.5-ns cycle, 133 MHz	-	90	mA
	current—TTL inputs	$V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$ , $f = f_{MAX}$ , inputs switching	10-ns cycle, 100 MHz	-	80	mA
I <sub>SB2</sub>	Automatic CE power-down current—CMOS inputs	$V_{DD}$ = Max, device deselected, $V_{IN} \ge V_{DD} - 0.3 \text{ V or } V_{IN} \le 0.3 \text{ V,}$ f = 0, inputs static	All speeds	-	40	mA
I <sub>SB3</sub>	Automatic CE power-down	V <sub>DD</sub> = Max, device deselected,	7.5-ns cycle, 133 MHz	_	75	mA
	current—CMOS inputs	$V_{IN} \ge V_{DDQ} - 0.3 \text{ V or } V_{IN} \le 0.3 \text{ V},$ f = f <sub>MAX</sub> , inputs switching	10-ns cycle, 100 MHz		65	mA
I <sub>SB4</sub>	Automatic CE power-down current—TTL inputs	$V_{DD}$ = Max, device deselected, $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$ , f = 0, inputs static	All speeds	-	45	mA

#### Notes

Document Number: 38-05513 Rev. \*H

<sup>10.</sup> Overshoot:  $V_{IH}(AC) < V_{DD} + 1.5 \text{ V}$  (Pulse width less than  $t_{CYC}/2$ ), undershoot:  $V_{IL}(AC) > -2 \text{ V}$  (Pulse width less than  $t_{CYC}/2$ ). 11.  $T_{Power-up}$ : Assumes a linear ramp from 0 V to  $V_{DD}$  (min.) within 200 ms. During this time  $V_{IH} < V_{DD}$  and  $V_{DDQ} \le V_{DD}$ .



# Capacitance<sup>[12]</sup>


Parameter	Description	Test Conditions	100 TQFP Max	119 BGA Max	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz},$	5	5	pF
C <sub>CLOCK</sub>	Clock input capacitance	V <sub>DD</sub> = 3.3 V V <sub>DDQ</sub> =3.3 V	5	5	pF
C <sub>I/O</sub>	I/O capacitance	V <sub>DDQ</sub> -3.5 V	5	7	pF

# Thermal Resistance<sup>[12]</sup>


Parameters	Description	Test Conditions	100 TQFP Package	119 BGA Package	Unit
$\Theta_{JA}$		Test conditions follow standard test methods and procedures for	30.32	34.1	°C/W
$\Theta_{\sf JC}$	Thermal resistance (junction to case)	measuring thermal impedance, per EIA/JESD51.	6.85	14.0	°C/W

# **AC Test Loads and Waveforms**

#### 3.3 V I/O Test Load



#### 2.5 V I/O Test Load



#### Note

Document Number: 38-05513 Rev. \*H

<sup>12.</sup> Tested initially and after any design or process changes that may affect these parameters.



# **Switching Characteristics**

Over the Operating Range<sup>[13, 14]</sup>

Downston	Description	-1	33	-100		Unit
Parameter	Description	Min	Max	Min	Max	Unit
t <sub>POWER</sub>	V <sub>DD</sub> (typical) to the first access <sup>[15]</sup>	1	_	1	_	ms
Clock		<u>.</u>	•		•	
t <sub>CYC</sub>	C Clock cycle time		_	10	_	ns
t <sub>CH</sub>	Clock HIGH	2.5	_	4.0	-	ns
t <sub>CL</sub>	Clock LOW	2.5	_	4.0	-	ns
Output Times		<u>.</u>	•		•	
t <sub>CDV</sub>	Data output valid after CLK rise	_	6.5	_	8.0	ns
t <sub>DOH</sub>	Data output hold after CLK rise	2.0	_	2.0	-	ns
t <sub>CLZ</sub>	Clock to low Z <sup>[16, 17, 18]</sup>	0	_	0	-	ns
t <sub>CHZ</sub>	Clock to high Z <sup>16, 17, 18</sup>	_	3.5	_	3.5	ns
t <sub>OEV</sub>	OE LOW to output valid	_	3.5	_	3.5	ns
t <sub>OELZ</sub>	OE LOW to output low Z <sup>[16, 17, 18]</sup>	0	_	0	-	ns
t <sub>OEHZ</sub>	OE HIGH to output high Z <sup>[16, 17, 18]</sup>	_	3.5	_	3.5	ns
Set-up Times		<u>.</u>	•		•	•
t <sub>AS</sub>	Address set-up before CLK rise	1.5	_	2.0	-	ns
t <sub>ALS</sub>	ADV/LD set-up before CLK rise	1.5	_	2.0	-	ns
t <sub>WES</sub>	WE, BW <sub>X</sub> set-up before CLK rise	1.5	_	2.0	-	ns
t <sub>CENS</sub>	CEN set-up before CLK rise	1.5	_	2.0	-	ns
t <sub>DS</sub>	Data input set-up before CLK rise	1.5	_	2.0	-	ns
t <sub>CES</sub>	Chip enable set-up before CLK rise	1.5	_	2.0	-	ns
Hold Times						
t <sub>AH</sub>	Address hold after CLK rise	0.5	_	0.5	-	ns
t <sub>ALH</sub>	ADV/LD hold after CLK rise	0.5	_	0.5	-	ns
t <sub>WEH</sub>	WE, BW <sub>X</sub> hold after CLK rise	0.5	_	0.5	-	ns
t <sub>CENH</sub>	CEN hold after CLK rise	0.5	_	0.5	-	ns
t <sub>DH</sub>	Data input hold after CLK rise	0.5	_	0.5	-	ns
t <sub>CEH</sub>	Chip enable hold after CLK rise	0.5	_	0.5	-	ns

Document Number: 38-05513 Rev. \*H Page 10 of 18

<sup>13.</sup> Timing reference level is 1.5 V when V<sub>DDQ</sub> = 3.3 V and is 1.25 V when V<sub>DDQ</sub> = 2.5 V.

14. Test conditions shown in (a) of AC Test Loads, unless otherwise noted.

15. This part has a voltage regulator internally; t<sub>POWER</sub> is the time that the power needs to be supplied above V<sub>DD</sub> minimum initially before a read or write operation can be initiated.

<sup>16.</sup> t<sub>CHZ</sub>, t<sub>CLZ</sub>, t<sub>OELZ</sub>, and t<sub>OEHZ</sub> are specified with AC test conditions shown in part (b) of AC Test Loads. Transition is measured ± 200 mV from steady-state voltage.

17. At any given voltage and temperature, t<sub>OEHZ</sub> is less than t<sub>OELZ</sub> and t<sub>CHZ</sub> is less than t<sub>CLZ</sub> to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve tri-state prior to low Z under the same system conditions.


18. This parameters in complete and set 400% test of the same system.

<sup>18.</sup> This parameter is sampled and not 100% tested.



# **Switching Waveforms**

# Read/Write Waveforms<sup>[19, 20, 21]</sup>



DON'T CARE WUNDEFINED

Document Number: 38-05513 Rev. \*H


**Notes** 19. For this waveform ZZ is tied LOW.

<sup>20.</sup> When  $\overline{\text{CE}}$  is LOW,  $\overline{\text{CE}}_1$  is LOW,  $\overline{\text{CE}}_2$  is HIGH and  $\overline{\text{CE}}_3$  is LOW. When  $\overline{\text{CE}}$  is HIGH,  $\overline{\text{CE}}_1$  is HIGH or  $\overline{\text{CE}}_2$  is LOW or  $\overline{\text{CE}}_3$  is HIGH. 21. Order of the burst sequence is determined by the status of the MODE (0 = Linear, 1 = Interleaved). Burst operations are optional.




# Switching Waveforms (continued)

# NOP, STALL and DESELECT Cycles<sup>[22, 23, 24]</sup>



# 



#### Notes

- 22. For this waveform ZZ is tied LOW.
  23. When  $\overline{CE}$  is LOW,  $\overline{CE}_1$  is LOW,  $\overline{CE}_2$  is HIGH and  $\overline{CE}_3$  is LOW. When  $\overline{CE}$  is HIGH,  $\overline{CE}_1$  is HIGH or  $\overline{CE}_2$  is LOW or  $\overline{\overline{CE}_3}$  is HIGH.
  24. The IGNORE CLOCK EDGE or STALL cycle (Clock 3) illustrates  $\overline{CEN}$  being used to create a pause. A write is not performed during this cycle.
  25. Device must be deselected when entering ZZ mode. See truth table for all possible signal conditions to deselect the device.
  26. DQs are in high Z when exiting ZZ sleep mode.

[+] Feedback



# **Ordering Information**


Cypress offers other versions of this type of product in many different configurations and features. The following table contains only the list of parts that are currently available.

For a complete listing of all options, visit the Cypress website at www.cypress.com and refer to the product summary page at http://www.cypress.com/products or contact your local sales representative.

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives and distributors. To find the office closest to you, visit us at http://www.cypress.com/go/datasheet/offices.

	Speed (MHz)		Package Diagram		Operating Range
Ī	100	CY7C1351G-100AXC	51-85050	100-pin Thin Quad Flat Pack (14 × 20 × 1.4 mm) Pb-free	Commercial
ſ	133	CY7C1351G-133AXC	51-85050	100-pin Thin Quad Flat Pack (14 × 20 × 1.4 mm) Pb-free	

#### **Ordering Code Definitions**




Document Number: 38-05513 Rev. \*H Page 13 of 18



# **Package Diagrams**

#### 100-pin TQFP (14 × 20 × 1.4 mm), 51-85050





Document Number: 38-05513 Rev. \*H Page 14 of 18



# Package Diagrams (continued)

## 119-ball BGA (14 × 22 × 2.4 mm), 51-85115





51-85115 \*C

Document Number: 38-05513 Rev. \*H

Page 15 of 18



# **Acronyms**

Acronym	Description
BGA	ball grid array
CMOS	complementary metal oxide semiconductor
CE	chip enable
CEN	clock enable
I/O	input/output
NoBL	No Bus Latency
OE	output enable
SRAM	static random access memory
TQFP	thin quad flat pack
TTL	transistor-transistor logic
WE	write enable

# **Document Conventions**

# **Units of Measure**

Symbol	Unit of Measure	
ns	nano seconds	
V	olts	
μA	micro Amperes	
mA	milli Amperes	
mm	milli meter	
ms	milli seconds	
MHz	Леда Hertz	
pF	pico Farad	
W	Watts	
°C	degree Celcius	
%	percent	

Document Number: 38-05513 Rev. \*H Page 16 of 18



# **Document History Page**

REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	224360	See ECN	RKF	New data sheet
*A	276690	See ECN	VBL	Deleted 66 MHz Changed TQFP package in Ordering Information section to lead-free TQFP Added comment of availability of BG lead-free package
*B	333626	See ECN	SYT	Removed 117-MHz speed bin Modified Address Expansion balls in the pinouts for 100 TQFP and 119 BGA Packages as per JEDEC standards and updated the Pin Definitions accordingly Modified $V_{OL}$ , $V_{OH}$ test conditions Replaced 'Snooze' with 'Sleep' Replaced TBD's for $\Theta_{JA}$ and $\Theta_{JC}$ to their respective values on the Thermal Resistance table Changed the package name for 100 TQFP from A100RA to A101 Updated the Ordering Information by shading and unshading MPNs as per availability
*C	418633	See ECN	RXU	Converted from Preliminary to Final Changed address of Cypress Semiconductor Corporation on Page# 1 from "3901 North First Street" to "198 Champion Court" Modified Typo in V <sub>OH</sub> test condition from "for 3.3V I/O" to "for 3.3V I/O, I <sub>OH</sub> = $-4.0$ mA" and from "for 2.5V I/O" to "for 2.5V I/O, I <sub>OH</sub> = $-1.0$ mA" in the Electrical Characteristics Table Modified Typo in V <sub>OL</sub> test condition for 3.3V I/O from "I <sub>OH</sub> = $-4.0$ mA" to "I <sub>OH</sub> = $8.0$ mA" and for 2.5V I/O from "I <sub>OH</sub> = $-1.0$ mA" to "I <sub>OH</sub> = 1.0 mA" in the Electrical Characteristics Table Modified Typo in the test condition for V <sub>IH</sub> from "for 3.3V I/O, I <sub>OH</sub> = $8.0$ mA" to "for 3.3V I/O" and from "for 2.5V I/O, I <sub>OH</sub> = $1.0$ mA" to "for 2.5V I/O" in the Electrical Characteristics Table Modified Typo in I <sub>X</sub> Input Load Current test condition from "for 3.3V" to "GND $\leq$ V <sub>I</sub> V <sub>DDQ</sub> " and I <sub>X</sub> Input Current of Mode test condition from "for 2.5V I/O and "GND $\leq$ V $\leq$ V <sub>DDQ</sub> " to Input = V <sub>SS</sub> and Input = V <sub>DD</sub> respectively in the Electrical Characteristics Table Modified Typo in I <sub>SB4</sub> from "V <sub>IN</sub> $\geq$ V <sub>DDQ</sub> $-$ 0.3V or V <sub>IN</sub> $\leq$ 0.3V" to "V <sub>IN</sub> $\geq$ V <sub>IH</sub> or V <sub>IN</sub> $\leq$ V <sub>IL</sub> " in the Electrical Characteristics Table Modified Typo for 3.3V I/O in the Electrical Characteristics Table Modified test condition from V <sub>DDQ</sub> $<$ V <sub>DD</sub> to V <sub>DDQ</sub> $\leq$ V <sub>DD</sub> Modified "Input Load" to "Input Leakage Current except ZZ and MODE" in the Electrical Characteristics Table Replaced Package Name column with Package Diagram in the Ordering Information table Replaced Package Diagram of 51-85050 from *A to *B Updated the Ordering Information
*D	480124	See ECN	VKN	Added the Maximum Rating for Supply Voltage on V <sub>DDQ</sub> Relative to GND. Updated the Ordering Information table.
*E	2896584	03/20/2010	NJY	Removed obsolete part numbers from Ordering Information table and updated package diagrams.
*F	3033272	09/19/2010	NJY	Added Ordering Code Definitions. Added Acronyms and Units of Measure. Minor edits and updated in new template.
*G	3067198	10/20/2010	NJY	Updated Ordering Information.
*H	3096309	11/28/2010	NJY	Minor edits and updated Functional Description.

Document Number: 38-05513 Rev. \*H Page 17 of 18



## Sales, Solutions, and Legal Information

#### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Automotive cypress.com/go/automotive Clocks & Buffers cypress.com/go/clocks Interface cypress.com/go/interface Lighting & Power Control cypress.com/go/powerpsoc

cypress.com/go/plc
Memory cypress.com/go/memory
Optical & Image Sensing cypress.com/go/image
PSoC cypress.com/go/psoc
Touch Sensing cypress.com/go/touch
USB Controllers cypress.com/go/USB
Wireless/RF cypress.com/go/wireless

#### **PSoC Solutions**

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2004-2010. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 38-05513 Rev. \*H Revised November 29, 2010 Page 18 of 18

ZBT is a trademark of Integrated Device Technology, Inc. NoBL and No Bus Latency are trademarks of Cypress Semiconductor. All products and company names mentioned in this document may be the trademarks of their respective holders.