



4-Mbit (256K x 16) Static RAM

Features

■ Very high speed: 45 ns ■ Temperature ranges

□ Industrial: –40 °C to +85 °C

■ Wide voltage range: 2.20 V to 3.60 V ■ Pin compatible with CY62147DV30

■ Ultra low standby power

Typical standby current: 1 μA

Maximum standby current: 7 μA (Industrial)

■ Ultra low active power

□ Typical active current: 2 mA at f = 1 MHz

■ Easy memory expansion with $\overline{\text{CE}}^{[1]}$ and $\overline{\text{OE}}$ features

■ Automatic power-down when deselected

■ Complementary metal oxide semiconductor (CMOS) for optimum speed and power

■ Available in Pb-free 48-ball very fine ball grid array (VFBGA) (single/dual CE option) and 44-pin thin small outline package (TSOP) II packages

■ Byte power-down feature

Functional Description

The CY62147EV30 is a high performance CMOS static RAM (SRAM) organized as 256K words by 16 bits. This device features advanced circuit design to provide ultra low active current. It is ideal for providing More Battery Life™ (MoBL®) in portable applications such as cellular telephones. The device also has an automatic power down feature that significantly reduces power consumption when addresses are not toggling. Placing the device into standby mode reduces power consumption by more than 99 percent when deselected (CE HIGH or both BLE and BHE are HIGH). The input and output pins $(I/O_0 \text{ through } I/O_{15})$ are placed in a high impedance state when:


- Deselected (CE HIGH)
- Outputs are disabled (OE HIGH)
- Both Byte High Enable and Byte Low Enable are disabled (BHE, BLE HIGH)
- Write operation is active (CE LOW and WE LOW)

To write to the device, take Chip Enable (\overline{CE}) and Write Enable (WE) inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O₀ through I/O₇) is written into the location specified on the address pins (A_0 through A_{17}). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O₈ through I/O₁₅) is written into the location specified on the address pins $(A_0 \text{ through } A_{17}).$

To read from the device, take Chip Enable (CE) and Output Enable (OE) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins appear on I/O₀ to I/O₇. If Byte High Enable (BHE) is LOW, then data from memory appears on I/O₈ to I/O₁₅. See the Truth Table on page 10 for a complete description of read and write modes.

For best practice recommendations, refer to the Cypress application note AN1064, SRAM System Guidelines.

Logic Block Diagram



Note

Cypress Semiconductor Corporation Document Number: 38-05440 Rev. *J

198 Champion Court

San Jose, CA 95134-1709 408-943-2600

Revised January 31, 2011

BGA packaged device is offered in single CE and dual CE options. In this data sheet, for a dual CE device, $\overline{\text{CE}}$ refers to the internal logical combination of $\overline{\text{CE}}_1$ and CE₂ such that when CE₁ is LOW and CE₂ is HIGH, CE is LOW. For all other cases CE is HIGH.





Contents

Product Portfolio	
Pin Configuration	
Maximum Ratings	
Operating Range	
Electrical Characteristics	4
Capacitance	4
Thermal Resistance	
Data Retention Characteristics	5
Switching Characteristics	6
Switching Waveforms	7

Ordering Information	11
Ordering Code Definitions	
Package Diagrams	
Acronyms	
Document Conventions	
Units of Measure	13
Document History Page	14
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	
PSoC Solutions	16



Product Portfolio

					Power Dissipation							
Product	Range	V _{CC} Range (V)		Range V _{CC} Range (V)		Speed (ns)	C	perating	J I _{CC} (mA	١)	Standby	I (A)
					(,	f = 1 MHz		f = f _{max}		— Standby I _{SB2} (μA)		
		Min	Typ ^[2]	Max		Typ ^[2]	Max	Typ ^[2]	Max	Typ ^[2]	Max	
CY62147EV30LL	Industrial	2.2	3.0	3.6	45 ns	2	2.5	15	20	1	7	

Pin Configuration

Figure 1. 48-Ball VFBGA (Single Chip Enable) [3, 4]




Figure 2. 48-Ball VFBGA (Dual Chip Enable)[3, 4]





Figure 3. 44-Pin TSOP II [3]



Notes

- 2. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.
- 3. NC pins are not connected on the die.
- 4. Pins H1, G2, and H6 in the BGA package are address expansion pins for 8 Mb, 16 Mb, and 32 Mb, respectively.



Maximum Ratings

Exceeding the maximum ratings may impair the useful life of the device. User guidelines are not tested.

Storage temperature-65 °C to + 150 °C

Ambient temperature with

Supply voltage to ground

potential—0.3 V to + 3.9 V (V_{CCmax} + 0.3 V) DC voltage applied to outputs

in High Z state [5, 6]-0.3 V to 3.9 V (V_{CCmax} + 0.3 V)

DC input voltage [5, 6]0.3 V to 3.9 V (V _{CCmax} + 0.	3 V)
Output current into outputs (LOW)20	mΑ
Static discharge voltage>200 (MIL-STD-883, method 3015))1 V
Latch-up current>200	mΑ

Operating Range

Device Range		Ambient Temperature	V _{CC} [7]	
CY62147EV30LL	Industrial	–40 °C to +85 °C	2.2 V to 3.6 V	

Electrical Characteristics

Over the Operating Range

Doromotor	Description	Test Conditions		l lmit		
Parameter	Description	Test Conditions	Min	Typ [8]	Max	Unit
V _{OH}	Output HIGH	I _{OH} = -0.1 mA	2.0	_	-	V
	voltage	$I_{OH} = -1.0 \text{ mA}, V_{CC} \ge 2.70 \text{ V}$	2.4	_	-	V
V _{OL}	Output LOW	I _{OL} = 0.1 mA	_	_	0.4	V
	voltage	I _{OL} = 2.1 mA, V _{CC} = 2.70 V	_	_	0.4	V
V _{IH}	Input HIGH	V _{CC} = 2.2 V to 2.7 V	1.8	_	V _{CC} + 0.3	V
	voltage	V _{CC} = 2.7 V to 3.6 V	2.2	_	V _{CC} + 0.3	V
V _{IL}	Input LOW	V _{CC} = 2.2 V to 2.7 V	-0.3	_	0.6	V
	voltage	V _{CC} = 2.7 V to 3.6 V		_	0.8	V
I _{IX}	Input leakage current	$GND \le V_1 \le V_{CC}$	-1	-	+1	μΑ
I _{OZ}	Output leakage current	$GND \le V_O \le V_{CC}$, output disabled	-1	-	+1	μΑ
I _{CC}	V _{CC} operating	$f = f_{max} = 1/t_{RC} V_{CC} = V_{CC(max)}$	_	15	20	mA
	supply current	f = 1 MHz	_	2	2.5	
I _{SB1}	Automatic CE power-down current—CMOS inputs	$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	_	1	7	μА
I _{SB2} ^[9]	Automatic CE power-down current—CMOS inputs	$\overline{CE} \ge V_{CC} - 0.2 \text{ V}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V},$ $f = 0, V_{CC} = 3.60 \text{ V}$	-	1	7	μΑ

Capacitance

For all packages.[10]

Parameter	Description	Test Conditions	Max	Unit
C _{IN}	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz},$	10	pF
C _{OUT}	Output capacitance	$V_{CC} = V_{CC(typ)}$	10	pF

- 5. $V_{IL(min)} = -2.0 \text{ V}$ for pulse durations less than 20 ns.


- V_{IL(min)} = V_{CC} + 0.75 V for pulse duriators less than 20 ns.
 V_{IH(max)} = V_{CC} + 0.75 V for pulse durations less than 20 ns.
 Full device AC operation assumes a minimum of 100 μs ramp time from 0 to V_{CC}(min) and 200 μs wait time after V_{CC} stabilization.
 Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.
 Chip enable (CE) and byte enables (BHE and BLE) need to be tied to CMOS levels to meet the I_{SB2} / I_{CCDR} spec. Other inputs can be left floating.
 Tested initially and after any design or process changes that may affect these parameters.



Thermal Resistance[11]

Parameter	Description	Test Conditions	VFBGA Package	TSOP II Package	Unit
Θ_{JA}	Thermal resistance (junction to ambient)	Still Air, soldered on a 3 × 4.5 inch, two-layer printed circuit board	75	77	°C/W
Θ _{JC}	Thermal resistance (junction to case)		10	13	°C/W

Figure 4. AC Test Load and Waveforms




Parameters	2.50 V	3.0 V	Unit
R1	16667	1103	Ω
R2	15385	1554	Ω
R _{TH}	R _{TH} 8000		Ω
V _{TH}	1.20	1.75	V

Data Retention Characteristics

Over the Operating Range

Parameter	Description	Conditions	Min	Typ [12]	Max	Unit
V_{DR}	V _{CC} for data retention		1.5	-	_	٧
I _{CCDR} ^[13]	Data retention current	$V_{CC} = 1.5 \text{ V}, \overline{CE} \ge V_{CC} - 0.2 \text{ V},$ $V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V}$	_	0.8	7	μА
t _{CDR} ^[11]	Chip deselect to data retention time		0	_	_	ns
t _R ^[14]	Operation recovery time		45	_	_	ns

Figure 5. Data Retention Waveform^[15, 16]



- 11. Tested initially and after any design or process changes that may affect these parameters

- 11. Iested initially and after any design or process changes that may affect these parameters
 12. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.
 13. Chip enable (CE) and byte enables (BHE and BLE) need to be tied to CMOS levels to meet the I_{SB2} / I_{CCDR} spec. Other inputs can be left floating..
 14. Full device operation requires linear V_{CC} ramp from V_{DR} to V_{CC(min)} ≥ 100 μs or stable at V_{CC(min)} ≥ 100 μs.
 15. BGA packaged device is offered in single CE and dual CE options. In this data sheet, for a dual CE device, CE refers to the internal logical combination of CE₁ and CE₂ such that when CE₁ is LOW and CE₂ is HIGH, CE is LOW. For all other cases CE is HIGH.
 16. BHE.BLE is the AND of both BHE and BLE. Deselect the chip by either disabling the chip enable signals or by disabling both BHE and BLE.



Switching Characteristics

Over the Operating Range [17, 18]

	-	45 ns (Ir	45 ns (Industrial)		
Parameter	Description	Min	Max	Unit	
Read Cycle			1		
t _{RC}	Read cycle time	45	_	ns	
t _{AA}	Address to data valid	_	45	ns	
t _{OHA}	Data hold from address change	10	_	ns	
t _{ACE}	CE LOW to data valid	-	45	ns	
t _{DOE}	OE LOW to data valid	-	22	ns	
t _{LZOE}	OE LOW to LOW Z ^[19]	5	_	ns	
t _{HZOE}	OE HIGH to High Z ^[19, 20]	-	18	ns	
t _{LZCE}	CE LOW to Low Z ^[19]	10	_	ns	
t _{HZCE}	CE HIGH to High Z ^[19, 20]	-	18	ns	
t _{PU}	CE LOW to power-up	0	_	ns	
t _{PD}	CE HIGH to power-down	_	45	ns	
t _{DBE}	BLE/BHE LOW to data valid	_	45	ns	
t _{LZBE}	BLE/BHE LOW to Low Z ^[19]	10	_	ns	
t _{HZBE}	BLE/BHE HIGH to HIGH Z ^[19, 20]	_	18	ns	
Write Cycle ^[21]		-			
t _{WC}	Write cycle time	45	_	ns	
t _{SCE}	CE LOW to write end	35	_	ns	
t _{AW}	Address setup to write end	35	_	ns	
t _{HA}	Address hold from write end	0	_	ns	
t _{SA}	Address setup to write start	0	_	ns	
t _{PWE}	WE pulse width	35	-	ns	
t _{BW}	BLE/BHE LOW to write end	35	-	ns	
t _{SD}	Data setup to write end		-	ns	
t _{HD}	Data hold from write end	0	-	ns	
t _{HZWE}	WE LOW to High Z ^[19, 20]	_	18	ns	
t _{LZWE}	WE HIGH to Low Z ^[19]	10	_	ns	

Document Number: 38-05440 Rev. *J Page 6 of 16

^{17.} Test conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns (1V/ns) or less, timing reference levels of V_{CC(typ)}/2, input pulse levels of 0 to V_{CC(typ)}, and output loading of the specified lou/loh as shown in the AC Test Load and Waveforms on page 5.

18. AC timing parameters are subject to byte enable signals (BHE or BLE) not switching when chip is disabled. See application note AN13842 for further clarification.

19. At any temperature and voltage condition, t_{HZCE} is less than t_{LZE}, t_{HZBE} is less than t_{LZBE}, t_{HZOE} is less than t_{LZDE}, and t_{HZWE} is less than t_{LZWE} for any device.

20. t_{HZOE}, t_{HZCE}, t_{HZDE}, and t_{HZWE} transitions are measured when the outputs enter a high impedance state.

21. The internal write time of the memory is defined by the overlap of WE, CE = V_L, BHE, BLE, or both = V_L. All signals must be active to initiate a write and any of these signals can terminate a write by going inactive. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.



Switching Waveforms

Figure 6. Read Cycle No. 1: Address Transition Controlled[22, 23]





Figure 7. Read Cycle No. 2: OE Controlled^[23, 24, 25]



^{22.} The device is continuously selected. \overline{OE} , \overline{CE} = V_{IL} , \overline{BHE} , \overline{BLE} , or both = V_{IL} . 23. \overline{WE} is HIGH for read cycle.

^{24.} BGA packaged device is <u>offered</u> in single CE and dual CE options. In this data sheet, fo<u>r</u> a dual CE device, CE refers to the internal logical combination of CE₁ and CE₂ such that when CE₁ is LOW and <u>CE₂ is HI</u>GH, CE is LOW. For all other cases CE is HIGH.

25. Address valid before or similar to CE and BHE, BLE transition LOW.



Switching Waveforms (continued)

Figure 8. Write Cycle No. 1: WE Controlled[26, 27, 28, 29]





Figure 9. Write Cycle No. 2: CE Controlled[26, 27, 28, 29]



Notes

- 26. BGA packaged device is offered in single CE and dual CE options. In this data sheet, for a dual CE device, CE refers to the internal logical combination of CE₁ and CE₂ such that when CE₁ is LOW and CE₂ is HIGH, CE is LOW. For all other cases CE is HIGH.

 27. The internal write time of the memory is defined by the overlap of WE, CE = V_{IL}, BHE, BLE, or both = V_{IL}. All signals must be active to initiate a write and any of these signals can terminate a write by going inactive. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.
- 28. Data I/O is high impedance if $\overline{OE} = V_{IH}$.
 29. If \overline{CE} goes HIGH simultaneously with $\overline{WE} = V_{IH}$, the output remains in a high impedance state.
- 30. During this period, the I/Os are in output state. Do not apply input signals.

[+] Feedback



Switching Waveforms (continued)

Figure 10. Write Cycle No. 3: WE Controlled, OE LOW[31, 32]





Figure 11. Write Cycle No. 4: BHE/BLE Controlled, OE LOW[31, 32]



Notes

^{31.} BGA packaged device is offered in single CE and dual CE options. In this data sheet for a dual CE device, \overline{CE} refers to the internal logical combination of \overline{CE}_1 and \overline{CE}_2 such that when \overline{CE}_1 is LOW and \overline{CE}_2 is HIGH, \overline{CE} is LOW. For all other cases \overline{CE} is HIGH.

32. If \overline{CE} goes HIGH simultaneously with $\overline{WE} = V_{IH}$, the output remains in a high impedance state.

33. During this period, the I/Os are in output state. Do not apply input signals.



Truth Table

CE [34, 35]	WE	OE	BHE	BLE	I/Os	Mode	Power
Н	Х	Х	Х	Х	High Z	Deselect/Power-down	Standby (I _{SB})
L	Х	Х	Н	Н	High Z	Deselect/Power -down	Standby (I _{SB})
L	Н	L	L	L	Data out (I/O ₀ –I/O ₁₅)	Read	Active (I _{CC})
L	Н	L	Н	L	Data out (I/O ₀ –I/O ₇); I/O ₈ –I/O ₁₅ in High Z		
L	Н	L	L	Н	Data out (I/O ₈ –I/O ₁₅); I/O ₀ –I/O ₇ in High Z	Read	Active (I _{CC})
L	Н	Н	L	L	High Z	Output disabled	Active (I _{CC})
L	Н	Н	Н	L	High Z	Output disabled	Active (I _{CC})
L	Н	Н	L	Н	High Z	Output disabled	Active (I _{CC})
L	L	Х	L	L	Data in (I/O ₀ –I/O ₁₅)	Write	Active (I _{CC})
L	L	Х	Н	L	Data in (I/O ₀ –I/O ₇); I/O ₈ –I/O ₁₅ in High Z	Write	Active (I _{CC})
L	L	Х	L	Н	Data in (I/O ₈ –I/O ₁₅); Write I/O ₀ –I/O ₇ in High Z		Active (I _{CC})

^{34.} BGA packaged device is offered in single CE and dual CE options. In this data sheet, for a dual CE device, $\overline{\text{CE}}$ refers to the internal logical combination of $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$ such that when $\overline{\text{CE}}_1$ is LOW and $\overline{\text{CE}}_2$ is HIGH, $\overline{\text{CE}}$ is LOW. For all other cases $\overline{\text{CE}}$ is HIGH.

35. For the Dual Chip Enable device, $\overline{\text{CE}}$ refers to the internal logical combination of $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$ such that when $\overline{\text{CE}}_1$ is LOW and $\overline{\text{CE}}_2$ is HIGH. $\overline{\text{CE}}$ is LOW. For all other cases $\overline{\text{CE}}$ is HIGH. Intermediate voltage levels is not permitted on any of the Chip Enable pins ($\overline{\text{CE}}$ for the Single Chip Enable device; $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$ for the Dual Chip Enable device).




Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
45	CY62147EV30LL-45BVI	51-85150	48-Ball Very Fine Pitch Ball Grid Array ^[36]	Industrial
	CY62147EV30LL-45BVXI	51-85150	48-Ball Very Fine Pitch Ball Grid Array (Pb-free) [36]	
	CY62147EV30LL-45B2XI	51-85150	48-Ball Very Fine Pitch Ball Grid Array (Pb-free) [37]	
	CY62147EV30LL-45ZSXI	51-85087	44-Pin Thin Small Outline Package II (Pb-free)	

Contact your local Cypress sales representative for availability of these parts.

Ordering Code Definitions




[+] Feedback


Notes
36. This BGA package is offered with single chip enable.
37. This BGA package is offered with dual chip enable.



Package Diagrams

Figure 12. 48-Ball VFBGA (6 x 8 x 1 mm), 51-85150








Package Diagrams (continued)

Figure 13. 44-Pin TSOP II, 51-85087



Acronyms

Acronym	Description
CMOS	complementary metal oxide semiconductor
I/O	input/output
SRAM	static random access memory
VFBGA	very fine ball grid array
TSOP	thin small outline package

Document Conventions

Units of Measure

Symbol	Unit of Measure	
°C	degrees Celsius	
μΑ	microamperes	
mA	milliampere	
MHz	megahertz	
ns	nanoseconds	
pF	picofarads	
V	volts	
Ω	ohms	
W	watts	



Document History Page

_	ent Number:	Orig. of	Submission	December of Observe
Rev.	ECN No.	Change	Date	Description of Change
**	201861	AJU	01/13/04	New Data Sheet
*A	247009	SYT	See ECN	Changed from Advanced Information to Preliminary Moved Product Portfolio to Page 2 Changed Vcc stabilization time in footnote #8 from 100 μs to 200 μs Removed Footnote #15(t $_{LZBE}$) from Previous Revision Changed I $_{CCDR}$ from 2.0 μA to 2.5 μA Changed typo in Data Retention Characteristics(t $_R$) from 100 μs to t $_{RC}$ ns Changed t $_{OHA}$ from 6 ns to 10 ns for both 35 ns and 45 ns Speed Bin Changed t $_{HZOE}$, t $_{HZBE}$, t $_{HZWE}$ from 12 to 15 ns for 35 ns Speed Bin and 15 to 18 ns for 45 ns Speed Bin Changed t $_{SCE}$ and t $_{BW}$ from 25 to 30 ns for 35 ns Speed Bin and 40 to 35 ns for 45 ns Speed Bin Changed t $_{HZCE}$ from 12 to 18 ns for 35 ns Speed Bin and 15 to 22 ns for 45 ns Speed Bin Changed t $_{SD}$ from 15 to 18 ns for 35 ns Speed Bin and 20 to 22 ns for 45 ns Speed Bin Changed t $_{DCE}$ from 15 to 18 ns for 35 ns Speed Bin Changed t $_{DOE}$ from 15 to 18 ns for 35 ns Speed Bin Changed Ordering Information to include Pb-Free Packages
*B	414807	ZSD	See ECN	Changed from Preliminary information to Final Changed the address of Cypress Semiconductor Corporation on Page #1 from "3901 North First Street" to "498 Champion Court" Removed 35ns Speed Bin, "L" version of CY62147EV30 Changed ball E3 from DNU to NC. Removed redundant foot note on DNU. Changed I_{CC} (Max) value from 2 mA to 2.5 mA and I_{CC} (Typ) value from 1.5 mA to 2 mA at f=1 MHz Changed I_{CC} (Typ) value from 12 mA to 15 mA at f = f_{max} Changed I_{SB1} and I_{SB2} Typ values from 0.7 μ A to 1 μ A and Max values from 2.5 μ A to 7 μ A. Changed I_{CCDR} from 2.5 μ A to 7 μ A. Added I_{CCDR} from 2.5 μ A to 7 μ A. Added I_{CCDR} typical value. Changed AC test load capacitance from 50 pF to 30 pF on Page #4, changed t_{LZOE} from 3 ns to 5 ns, changed t_{LZCE} , t_{LZBE} and t_{LZWE} from 6 ns to 10 ns, changed t_{HZCE} from 22 ns to 18 ns, changed t_{PWE} from 30 ns to 35 ns and changed t_{SD} from 22 ns to 25 ns. Updated the package diagram 48-pin VFBGA from *B to *D Updated the ordering information table and replaced the Package Name column with Package Diagram.
*C	464503	NXR	See ECN	Included Automotive Range in product offering Updated the Ordering Information
*D	925501	VKN	See ECN	Added Preliminary Automotive-A information Added footnote #9 related to I _{SB2} and I _{CCDR} Added footnote #14 related AC timing parameters
*E	1045701	VKN	See ECN	Converted Automotive-A and Automotive -E specs from preliminary to final
*F	2577505	VKN/PYRS	10/03/08	Added -45B2XI part (Dual CE option)
*G	2681901	VKN/PYRS	04/01/09	Added CY62147EV30LL-45ZSXA in the ordering information table
*H	2886488	AJU	03/02/2010	Updated package diagrams. Added Contents. Updated links in Sales, Solutions, and Legal Information. Added Note 23.
*	3109050	12/13/2010	PRAS	Changed Table Footnotes to Footnotes. Added Ordering Code Definitions.



Document Title: CY62147EV30 MoBL [®] 4-Mbit (256K x 16) Static RAM Document Number: 38-05440					
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change	
*J	3123973	RAME	01/31/2011	Separated Industrial and Auto parts from this datasheet Removed Automotive info Added Acronyms and Units of Measure table	



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive cypress.com/go/automotive Clocks & Buffers cypress.com/go/clocks Interface cypress.com/go/interface Lighting & Power Control cypress.com/go/powerpsoc

cypress.com/go/plc
Memory cypress.com/go/memory
Optical & Image Sensing cypress.com/go/image
PSoC cypress.com/go/psoc
Touch Sensing cypress.com/go/touch
USB Controllers cypress.com/go/USB
Wireless/RF cypress.com/go/wireless

PSoC Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2007–2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 38-05440 Rev. *J Revised January 31, 2011

Page 16 of 16

MoBL is a registered trademark, and More Battery Life is a trademark of Cypress Semiconductor. All product and company names mentioned in this document are the trademarks of their respective holders