

Features

- Very high speed: 45 ns
 - Wide voltage range: 2.20 V to 3.60 V
- Temperature range:
 - Industrial: -40 °C to +85 °C
 - Automotive-A: -40 °C to +85 °C
- Pin compatible with CY62148DV30
- Ultra low standby power
 - Typical standby current: 1 μA
 - Maximum standby current: 7 μA (Industrial)
- Ultra low active power
 - Typical active current: 2 mA at f = 1 MHz
- Easy memory expansion with \overline{CE} and \overline{OE} features
- Automatic power down when deselected
- Complementary metal oxide semiconductor (CMOS) for optimum speed and power
- Available in Pb-free 36-ball very fine ball grid array (VFBGA), 32-pin thin small outline package (TSOP) II, and 32-pin small outline integrated circuit (SOIC) [1] packages

Functional Description


The CY62148EV30 is a high performance CMOS static RAM organized as 512 K words by 8 bits. This device features advanced circuit design to provide ultra low active current. This is ideal for providing More Battery Life™ (MoBL[®]) in portable applications such as cellular telephones. The device also has an automatic power down feature that significantly reduces power consumption. Placing the device into standby mode reduces power consumption by more than 99 percent when deselected (\overline{CE} HIGH). The eight input and output pins (I/O_0 through I/O_7) are placed in a high impedance state when the device is deselected (\overline{CE} HIGH), the outputs are disabled (\overline{OE} HIGH), or during a write operation (\overline{CE} LOW and \overline{WE} LOW).

To write to the device, take Chip Enable (\overline{CE}) and Write Enable (\overline{WE}) inputs LOW. Data on the eight I/O pins (I/O_0 through I/O_7) is then written into the location specified on the address pins (A_0 through A_{18}).

To read from the device, take Chip Enable (\overline{CE}) and Output Enable (\overline{OE}) LOW while forcing Write Enable (\overline{WE}) HIGH. Under these conditions, the contents of the memory location specified by the address pins appear on the I/O pins.

For best practice recommendations, refer to the Cypress application note [AN1064, SRAM System Guidelines](#).

Logic Block Diagram



Note


1. SOIC package is available only in 55 ns speed bin.

Contents


Features	1	Ordering Information	9
Functional Description	1	Package Diagrams	10
Pin Configuration	3	Acronyms	13
Product Portfolio	3	Document Conventions	13
Maximum Ratings	4	Units of Measure	13
Operating Range	4	Document History Page	14
Electrical Characteristics	4	Sales, Solutions, and Legal Information	15
Capacitance	5	Worldwide Sales and Design Support	15
Data Retention Characteristics	5	Products	15
Switching Characteristics	6	PSoC® Solutions	15
Truth Table	8		

Pin Configuration [2, 3]

36-Ball VFBGA Pinout
Top View



32-Pin SOIC/TSOP II Pinout
Top View



Product Portfolio

Product	Range	V _{CC} Range (V)		Speed (ns)	Power Dissipation					
					Operating I _{CC} (mA)				Standby I _{SB2} (μA)	
					f = 1 MHz		f = f _{max}			
Min	Typ ^[4]	Max	Typ ^[4]	Max	Typ ^[4]	Max	Typ ^[4]	Max		
CY62148EV30LL	VFBGA	Industrial		45	2	2.5	15	20	1	7
	TSOP II	Industrial/Auto-A								
	SOIC	Industrial		55	2	2.5	15	20	1	7

Notes

- SOIC package is available only in 55 ns speed bin.
- NC pins are not connected on the die.
- Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25°C.

Maximum Ratings

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage temperature.....	-65 °C to +150 °C
Ambient temperature with power applied.....	55 °C to +125 °C
Supply voltage to ground potential.....	-0.3 V to $V_{CC(max)}$ + 0.3 V
DC voltage applied to outputs in High-Z State ^[5, 6]	-0.3 V to $V_{CC(max)}$ + 0.3 V

DC input voltage ^[5, 6]	-0.3 V to $V_{CC(max)}$ + 0.3 V
Output current into outputs (LOW).....	20 mA
Static discharge voltage.....	> 2001 V (MIL-STD-883, Method 3015)
Latch up current.....	> 200 mA

Operating Range

Product	Range	Ambient Temperature	V_{CC} ^[7]
CY62148EV30	Industrial/ Auto-A	-40°C to +85°C	2.2V to 3.6V

Electrical Characteristics

(Over the Operating Range)

Parameter	Description	Test Conditions	-45 (Industrial/Auto-A)			-55 ^[8]			Unit	
			Min	Typ ^[9]	Max	Min	Typ ^[9]	Max		
V _{OH}	Output high voltage	I _{OH} = -0.1 mA	2.0			2.0			V	
		I _{OH} = -1.0 mA, V _{CC} ≥ 2.70 V	2.4			2.4			V	
V _{OL}	Output low voltage	I _{OL} = 0.1 mA			0.4			0.2	V	
		I _{OL} = 2.1 mA, V _{CC} ≥ 2.70 V			0.4			0.4	V	
V _{IH}	Input high voltage	V _{CC} = 2.2V to 2.7 V	1.8		V _{CC} + 0.3 V	1.8		V _{CC} + 0.3 V	V	
		V _{CC} = 2.7V to 3.6 V	2.2		V _{CC} + 0.3 V	2.2		V _{CC} + 0.3 V	V	
V _{IL}	Input low voltage	V _{CC} = 2.2V to 2.7 V	For VFBGA and TSOP II package	-0.3		0.6			V	
			For SOIC package				-0.3		0.4 ^[10]	V
		V _{CC} = 2.7V to 3.6 V	For VFBGA and TSOP II package	-0.3		0.8				V
			For SOIC package				-0.3		0.6 ^[10]	
I _{IX}	Input leakage current	GND ≤ V _I ≤ V _C	-1		+1	-1		+1	μA	
I _{OZ}	Output leakage current	GND ≤ V _O ≤ V _{CC} , Output Disabled	-1		+1	-1		+1	μA	
I _{CC}	V _{CC} operating supply current	f = f _{max} = 1/t _{RC} , V _{CC} = V _{CC(max)} , I _{OUT} = 0 mA, CMOS levels		15	20		15	20	mA	
		f = 1 MHz		2	2.5		2	2.5		
I _{SB1}	Automatic CE power down current — CMOS inputs	CE ≥ V _{CC} - 0.2V, V _{IN} ≥ V _{CC} - 0.2V, V _{IN} ≤ 0.2 V f = f _{max} (Address and Data Only), f = 0 (OE and WE), V _{CC} = 3.60 V		1	7		1	7	μA	
I _{SB2} ^[11]	Automatic CE power down current — CMOS inputs	CE ≥ V _{CC} - 0.2 V, V _{IN} ≥ V _{CC} - 0.2 V or V _{IN} ≤ 0.2 V, f = 0, V _{CC} = 3.60 V		1	7		1	7	μA	

Notes

- V_{IL(min)} = -2.0V for pulse durations less than 20 ns.
- V_{IH(max)} = V_{CC} + 0.75V for pulse durations less than 20 ns.
- Full device AC operation assumes a minimum of 100 μs ramp time from 0 to V_{CC(min)} and 200 μs wait time after V_{CC} stabilization.
- SOIC package is available only in 55 ns speed bin.
- Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25°C.
- Under DC conditions the device meets a V_{IL} of 0.8V (for V_{CC} range of 2.7V to 3.6V) and 0.6V (for V_{CC} range of 2.2V to 2.7V). However, in dynamic conditions Input LOW voltage applied to the device must not be higher than 0.6V and 0.4V for the above ranges. This is applicable to SOIC package only. Refer to AN13470 for details.
- Only chip enable (CE) must be HIGH at CMOS level to meet the I_{SB2} / I_{CDDR} spec. Other inputs can be left floating.


Capacitance (For All packages)^[12]

Parameter	Description	Test Conditions	Max	Unit
C _{IN}	Input capacitance	T _A = 25°C, f = 1 MHz,	10	pF
C _{OUT}	Output capacitance	V _{CC} = V _{CC(typ)}	10	pF

Thermal Resistance

Parameter ^[12]	Description	Test Conditions	VFBGA Package	TSOP II Package	SOIC Package	Unit
Θ _{JA}	Thermal resistance (Junction to ambient)	Still air, soldered on a 3 x 4.5 inch, two-layer printed circuit board	72	75.13	55	°C/W
Θ _{JC}	Thermal resistance (Junction to case)		8.86	8.95	22	°C/W

Figure 1. AC Test Loads and Waveforms




Parameters	2.50 V	3.0 V	Unit
R1	16667	1103	Ω
R2	15385	1554	Ω
R _{TH}	8000	645	Ω
V _{TH}	1.20	1.75	V

Data Retention Characteristics (Over the Operating Range)

Parameter	Description	Conditions	Min	Typ ^[13]	Max	Unit
V _{DR}	V _{CC} for data retention		1.5			V
I _{CCDR} ^[14]	Data retention current	V _{CC} = 1.5V, CE ≥ V _{CC} - 0.2 V, V _{IN} ≥ V _{CC} - 0.2V or V _{IN} ≤ 0.2 V		0.8	7	μA
t _{CDR} ^[15]	Chip deselect to data retention time		0			ns
t _R ^[16]	Operation recovery time		t _{RC}			ns

Figure 2. Data Retention Waveform



Notes

- 12. Tested initially and after any design or process changes that may affect these parameters.
- 13. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25°C.
- 14. V_{IH(max)} = V_{CC} + 0.75V for pulse durations less than 20 ns.
- 15. Tested initially and after any design or process changes that may affect these parameters.
- 16. Full device AC operation requires linear V_{CC} ramp from V_{DR} to V_{CC(min)} ≥ 100 μs or stable at V_{CC(min)} ≥ 100 μs.

Switching Characteristics

(Over the Operating Range)^[17]

Parameter	Description	-45 (Industrial/Auto-A)		-55 ^[18]		Unit
		Min	Max	Min	Max	
Read Cycle						
t _{RC}	Read Cycle Time	45		55		ns
t _{AA}	Address to Data Valid		45		55	ns
t _{OHA}	Data Hold from Address Change	10		10		ns
t _{ACE}	\overline{CE} LOW to Data Valid		45		55	ns
t _{DOE}	\overline{OE} LOW to Data Valid		22		25	ns
t _{LZOE}	\overline{OE} LOW to Low Z ^[19]	5		5		ns
t _{HZOE}	\overline{OE} HIGH to High Z ^[19, 20]		18		20	ns
t _{LZCE}	\overline{CE} LOW to Low Z ^[19]	10		10		ns
t _{HZCE}	\overline{CE} HIGH to High Z ^[19, 20]		18		20	ns
t _{PU}	\overline{CE} LOW to Power Up	0		0		ns
t _{PD}	\overline{CE} HIGH to Power Up		45		55	ns
Write Cycle^[21]						
t _{WC}	Write Cycle Time	45		55		ns
t _{SCE}	\overline{CE} LOW to Write End	35		40		ns
t _{AW}	Address Setup to Write End	35		40		ns
t _{HA}	Address Hold from Write End	0		0		ns
t _{SA}	Address Setup to Write Start	0		0		ns
t _{PWE}	\overline{WE} Pulse Width	35		40		ns
t _{SD}	Data Setup to Write End	25		25		ns
t _{HD}	Data Hold from Write End	0		0		ns
t _{HZWE}	\overline{WE} LOW to High Z ^[19, 20]		18		20	ns
t _{LZWE}	\overline{WE} HIGH to Low Z ^[19]	10		10		ns

Notes

17. Test Conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns or less (1 V/ns), timing reference levels of $V_{CC(typ)}/2$, input pulse levels of 0 to $V_{CC(typ)}$, and output loading of the specified I_{OL}/I_{OH} as shown in the **AC Test Loads and Waveforms** on page 5.

18. SOIC package is available only in 55 ns speed bin.

19. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZOE} is less than t_{LZOE}, and t_{HZWE} is less than t_{LZWE} for any given device.

20. t_{HZOE}, t_{HZCE}, and t_{HZWE} transitions are measured when the output enter a high impedance state.

21. The internal write time of the memory is defined by the overlap of \overline{WE} , $\overline{CE} = V_{IL}$. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.

Switching Waveforms

Figure 3. Read Cycle No. 1 (Address Transition Controlled) [22, 23]




Figure 4. Read Cycle No. 2 (\overline{OE} Controlled) [23, 24]





Figure 5. Write Cycle No. 1 (\overline{WE} Controlled, \overline{OE} HIGH During Write) [25, 26]



Notes

22. Device is continuously selected. \overline{OE} , \overline{CE} = V_{IL} .
23. \overline{WE} is HIGH for read cycles.
24. Address valid before or similar to \overline{CE} transition LOW.
25. Data I/O is high impedance if \overline{OE} = V_{IH} .
26. If \overline{CE} goes HIGH simultaneously with \overline{WE} HIGH, the output remains in high impedance state.
27. During this period, the I/Os are in output state. Do not apply input signals.

Switching Waveforms (continued)

Figure 6. Write Cycle No. 2 (\overline{CE} Controlled) [31, 32]





Figure 7. Write Cycle No. 3 (\overline{WE} Controlled, \overline{OE} LOW) [32]



Truth Table


\overline{CE} ^[34]	\overline{WE}	\overline{OE}	Inputs/Outputs	Mode	Power
H	X	X	High Z	Deselect/Power down	Standby (I_{SB})
L	H	L	Data Out	Read	Active (I_{CC})
L	H	H	High Z	Output Disabled	Active (I_{CC})
L	L	X	Data in	Write	Active (I_{CC})

Notes

- 28. Device is continuously selected. \overline{OE} , $\overline{CE} = V_{IL}$.
- 29. WE is HIGH for read cycles.
- 30. Address valid before or similar to \overline{CE} transition LOW.
- 31. Data I/O is high impedance if $\overline{OE} = V_{IL}$.
- 32. If \overline{CE} goes HIGH simultaneously with WE HIGH, the output remains in high impedance state.
- 33. During this period, the I/Os are in output state. Do not apply input signals.
- 34. Chip enable must be at CMOS levels (not floating). Intermediate voltage levels on this pin is not permitted.

Package Diagrams





Figure 8. 36-ball VFBGA (6 x 8 x 1 mm), 51-85149



51-85149 *D

Package Diagrams (continued)


Figure 9. 32-pin TSOP II, 51-85095



51-85095-A

Package Diagrams (continued)

Figure 10. 32-pin (450 MIL) Molded SOIC, 51-85081



Acronyms

Acronym	Description
$\overline{\text{BHE}}$	byte high enable
$\overline{\text{BLE}}$	byte low enable
CMOS	complementary metal oxide semiconductor
$\overline{\text{CE}}$	chip enable
I/O	input/output
$\overline{\text{OE}}$	output enable
SRAM	static random access memory
TSOP	thin small outline package
VFBGA	very fine ball grid array
$\overline{\text{WE}}$	write enable

Document Conventions

Units of Measure

Symbol	Unit of Measure
ns	nano seconds
V	volts
μA	micro amperes
mA	milli amperes
pF	pico Farad
°C	degree Celsius
W	watts

Document History Page

Document Title: CY62148EV30 MoBL® 4-Mbit (512 K × 8) Static RAM				
Document Number: 38-05576				
Rev.	ECN	Submission Date	Orig. of Change	Description of Change
**	223225	See ECN	AJU	New data sheet
*A	247373	See ECN	SYT	<p>Changed from Advance Information to Preliminary</p> <p>Moved Product Portfolio to Page 2</p> <p>Changed V_{CC} stabilization time in footnote #7 from 100 μs to 200 μs</p> <p>Changed I_{CCDR} from 2.0 μA to 2.5 μA</p> <p>Changed typo in Data Retention Characteristics (t_R) from 100 μs to t_{RC} ns</p> <p>Changed t_{OHA} from 6 ns to 10 ns for both 35 ns and 45 ns Speed Bin</p> <p>Changed t_{HZOE}, t_{HZWE} from 12 to 15 ns for 35 ns Speed Bin and 15 to 18 ns for 45 ns Speed Bin</p> <p>Changed t_{SCE} from 25 to 30 ns for 35 ns Speed Bin and 40 to 35 ns for 45 ns Speed Bin</p> <p>Changed t_{HZCE} from 12 to 18 ns for 35 ns Speed Bin and 15 to 22 ns for 45 ns Speed Bin</p> <p>Changed t_{SD} from 15 to 18 ns for 35 ns Speed Bin and 20 to 22 ns for 45 ns Speed Bin</p> <p>Changed t_{DOE} from 15 to 18 ns for 35 ns Speed Bin</p> <p>Changed Ordering Information to include Pb-Free Packages</p>
*B	414807	See ECN	ZSD	<p>Changed from Preliminary information to Final</p> <p>Changed the address of Cypress Semiconductor Corporation on Page #1 from "3901 North First Street" to "198 Champion Court"</p> <p>Removed 35ns Speed Bin</p> <p>Removed "L" version of CY62148EV30</p> <p>Changed ball C3 from DNU to NC.</p> <p>Removed the redundant footnote on DNU.</p> <p>Changed I_{CC} (max) value from 2 mA to 2.5 mA and I_{CC} (Typ) value from 1.5 mA to 2 mA at $f=1$ MHz</p> <p>Changed I_{CC} (Typ) value from 12 mA to 15 mA at $f = f_{max}$</p> <p>Changed I_{SB1} and I_{SB2} Typ values from 0.7 μA to 1 μA and Max values from 2.5 μA to 7 μA.</p> <p>Changed the AC test load capacitance value from 50pF to 30pF.</p> <p>Changed I_{CCDR} from 2.5 μA to 7 μA.</p> <p>Added I_{CCDR} typical value.</p> <p>Changed t_{LZOE} from 3 ns to 5 ns</p> <p>Changed t_{LZCE} and t_{LZWE} from 6 ns to 10 ns</p> <p>Changed t_{HZCE} from 22 ns to 18 ns</p> <p>Changed t_{PWE} from 30 ns to 35 ns.</p> <p>Changed t_{SD} from 22 ns to 25 ns.</p> <p>Updated the package diagram 36-pin VFBGA from *B to *C</p> <p>Added 32-pin SOIC package diagram and pin diagram</p> <p>Updated the ordering information table and replaced the Package Name column with Package Diagram.</p>
*C	464503	See ECN	NXR	<p>Included Automotive Range in product offering</p> <p>Updated Thermal Resistance table</p> <p>Updated the Ordering Information</p>
*D	833080	See ECN	VKN	<p>Added footnote 8</p> <p>Added V_{IL} spec for SOIC package</p>
*E	890962	See ECN	VKN	<p>Removed Automotive part and its related information</p> <p>Added footnote 2 related to SOIC package</p> <p>Added footnote 9 related to I_{SB2}</p> <p>Added AC values for 55 ns Industrial-SOIC range</p> <p>Updated Ordering Information table</p>

Document Title: CY62148EV30 MoBL® 4-Mbit (512 K × 8) Static RAM
Document Number: 38-05576

Rev.	ECN	Submission Date	Orig. of Change	Description of Change
*F	987940	See ECN	VKN	Changed V_{OL} spec from 0.4V to 0.2V for SOIC package at $I_{OL} = 0.1$ mA Changed V_{IL} spec from 0.6V to 0.4V for SOIC package at $V_{CC} = 2.2V$ to 2.7V Updated footnote 8 Made footnote 9 applicable for both I_{SB2} and I_{CCDR}
*G	2548575	08/05/08	NXR	Added Auto-A information. Included -45BVI
*H	2769239	09/25/09	VKN/AESA	Included -45BVI in the Ordering Information table
*I	2944332	06/04/2010	VKN	Added footnote related to chip enable in Truth Table Updated Package Diagrams
*J	3007403	08/13/2010	AJU	Updated new template.
*K	3110202	12/14/2010	PRAS	Updated Logic Block Diagram and Ordering Code Definitions.

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

Products

Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc cypress.com/go/plc
Memory	cypress.com/go/memory
Optical & Image Sensing	cypress.com/go/image
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless

PSoC® Solutions

psoc.cypress.com/solutions
 PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2004-2010. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and/or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.