

# CY62137EV30 MoBL<sup>®</sup> 2-Mbit (128K x 16) Static RAM

#### Features

- Very high speed: 45 ns
- Wide voltage range: 2.20 V to 3.60 V
- Pin compatible with CY62137CV30
- Ultra low standby power
   Typical standby current: 1 μA
   Maximum standby current: 7 μA
- Ultra low active power
   Typical active current: 2 mA at f = 1 MHz
- Easy memory expansion with CE and OE features
- Automatic power-down when deselected
- Complementary metal oxide semiconductor (CMOS) for optimum speed and power
- Byte power-down feature
- Offered in Pb-free 48-ball very fine ball grid array (VFBGA) and 44-pin thin small outline package (TSOPII) package


### **Functional Description**

The CY62137EV30<sup>[1]</sup> is a high performance CMOS static RAM organized as 128K words by 16 bits. This device features advanced circuit design to provide ultra low active current. This is ideal for providing More Battery Life<sup>TM</sup> (MoBL<sup>®</sup>) in portable applications such as cellular telephones. The device also has an automatic power down feature that significantly reduces power consumption by 90% when addresses are not toggling. The device can also be put into standby mode reducing power consumption when deselected (CE HIGH or both BLE and BHE are HIGH). The input and output pins (I/O<sub>0</sub> through I/O<sub>15</sub>) are placed in a high impedance state when: deselected (CE HIGH), outputs are disabled (OE HIGH), both Byte High Enable and Byte Low Enable are disabled (BHE, BLE HIGH), or during a write operation (CE LOW and WE LOW).

Writing to the device is accomplished by asserting Chip Enable ( $\underline{CE}$ ) and Write Enable ( $\overline{WE}$ ) inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>), is written into the location specified on the address pins (A<sub>0</sub> through A<sub>16</sub>). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O<sub>8</sub> through I/O<sub>15</sub>) is written into the location specified on the address pins (A<sub>0</sub> through A<sub>16</sub>).

Reading <u>from</u> the device is accomplished by asserting Chip Enable (CE) and Output Enable (OE) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the <u>address</u> pins appears on I/O<sub>0</sub> to I/O<sub>7</sub>. If Byte High Enable (BHE) is LOW, then data from memory appears on I/O<sub>8</sub> to I/O<sub>15</sub>. See the Truth Table on page 10 for a complete description of read and write modes.

The CY62137EV30 is available in 48-ball VFBGA and 44-pin TSOPII packages.



#### Note

1. For best practice recommendations, refer to the Cypress application note "SRAM System Design Guidelines" on http://www.cypress.com.

Cypress Semiconductor Corporation • Document #: 38-05443 Rev. \*D

198 Champion Court

• San Jose, CA 95134-1709

709 • 408-943-2600 Revised January 17, 2011






## Contents

Pin Configurations	3
Product Portfolio	3
Maximum Ratings	4
Operating Range	4
Electrical Characteristics	4
Capacitance	5
Thermal Resistance	5
Data Retention Characteristics	5
Data Retention Waveform	5
Switching Characteristics	6
Switching Waveforms	7
Truth Table	

Ordering Information	11
Ordering Code Definition	. 11
Package Diagrams	12
Acronyms	13
Document Conventions	13
Units of Measure	13
Document History Page	14
Sales, Solutions, and Legal Information	15
Worldwide Sales and Design Support	. 15
Products	
PSoC Solutions	. 15



### Pin Configurations<sup>[2, 3]</sup>



#### 44 TSOP II (Top View)

### **Product Portfolio**

						Power D	Dissipatio	n		
Product	V	V <sub>CC</sub> Range (V) Speed Operating I <sub>CC</sub> (mA)		V <sub>CC</sub> Range (V)			Standby	lana (μ <b>Δ</b> )		
				( - <b>)</b>	f = 1 MHz f = f <sub>max</sub> Stand		f = 1 MHz f = f <sub>max</sub>		Otanuby	'SB2 (μ~)
	Min	Typ <sup>[4]</sup>	Мах		<b>Typ</b> <sup>[4]</sup>	Max	<b>Typ</b> <sup>[4]</sup>	Мах	<b>Typ</b> <sup>[4]</sup>	Мах
CY62137EV30-45LL	2.2 V	3.0 V	3.6 V	45 ns	2	2.5	15	20	1	7

Notes

2. NC pins are not connected on the die. 3. Pins D3, H1, G2, H6 and H3 in the VFBGA package are address expansion pins for 4 Mb, 8 Mb, 16 Mb, and 32 Mb and 64 Mb respectively 4. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at  $V_{CC} = V_{CC(typ.)}$ ,  $T_A = 25 °C$ 



## **Maximum Ratings**

Exceeding the maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage temperature	–65 °C to + 150 °C
Ambient temperature with power applied	–55 °C to + 125 °C
Supply voltage to ground potential	.–0.3 V to (V <sub>CC(MAX)</sub> + 0.3 V)
DC voltage applied to outputs in High Z state <sup>[5, 6]</sup>	.–0.3 V to (V <sub>CC(MAX)</sub> + 0.3 V)

DC input voltage <sup>[5, 6]</sup>	-0.3 V to (V <sub>CC(MAX)</sub> + 0.3 V)
Output current into outputs (LOW	/)
Static discharge voltage (per MIL-STD-883, Method 3015	
Latch up current	> 200 mA

## **Operating Range**

Device	Range	Ambient Temperature	<b>V<sub>CC<sup>[7]</sup></sub></b>
CY62137EV30-45LL	Industrial	–40 °C to +85 °C	2.2 V to 3.6 V

## Electrical Characteristics Over the Operating Range

Deverseter	Description	Test Canditions			45 ns		Unit
Parameter	Description	Test Conditions		Min	<b>Typ</b> <sup>[8]</sup>	Max	Unit
V <sub>OH</sub>	Output HIGH voltage	I <sub>OH</sub> = -0.1 mA	V <sub>CC</sub> = 2.20 V	2.0	-	-	V
		I <sub>OH</sub> = -1.0 mA	V <sub>CC</sub> = 2.70 V	2.4	-	-	V
V <sub>OL</sub>	Output LOW voltage	I <sub>OL</sub> = 0.1 mA	V <sub>CC</sub> = 2.20 V	-	-	0.4	V
		I <sub>OL</sub> = 2.1 mA	V <sub>CC</sub> = 2.70 V	-	-	0.4	V
V <sub>IH</sub>	Input HIGH voltage	V <sub>CC</sub> = 2.2 V to 2.7 V		1.8	-	V <sub>CC</sub> +0.3	V
		V <sub>CC</sub> = 2.7 V to 3.6 V		2.2	-	V <sub>CC</sub> +0.3	V
V <sub>IL</sub>	Input LOW voltage	V <sub>CC</sub> = 2.2 V to 2.7 V		-0.3	_	0.6	V
		V <sub>CC</sub> = 2.7 V to 3.6 V		-0.3	_	0.8	V
I <sub>IX</sub>	Input leakage current	$GND \leq V_1 \leq V_{CC}$			_	+1	μA
I <sub>OZ</sub>	Output leakage current	$GND \leq V_O \leq V_{CC}$ , Output of	disabled	-1	_	+1	μA
I <sub>CC</sub>	V <sub>CC</sub> Operating supply	$f = f_{max} = 1/t_{RC}$	V <sub>CC</sub> = V <sub>CCmax</sub>	-	15	20	mA
	current	f = 1 MHz	I <sub>OUT</sub> = 0 mA CMOS levels	-	2.0	2.5	
I <sub>SB1</sub> <sup>[9]</sup>	Automatic CE power-down current — CMOS inputs	$ \begin{array}{ c c c c c } \hline \hline CE \geq V_{CC} - 0.2 \ V \ or \ (\overline{BHE} \ and \ \overline{BLE}) \geq V_{CC} - 0.2 \ V, \\ \hline V_{IN} \geq V_{CC} - 0.2 \ V, \ V_{IN} \leq 0.2 \ V),, \\ \hline f = f_{max} \ (address \ and \ data \ only), \ f = 0 \ (\overline{OE} \ and \ \overline{WE}), \\ \hline V_{CC} = 3.60 \ V \end{array} $		_	1	7	μΑ
I <sub>SB2</sub> <sup>[9]</sup>	Automatic CE power-down current — CMOS inputs	$\label{eq:constraint} \begin{array}{ c c c } \hline \hline CE \geq V_{CC} - 0.2 \ V \ or \ (\hline BHE \\ V_{IN} \geq V_{CC} - 0.2 \ V \ or \ V_{IN} \\ f = 0, \ V_{CC} = 3.60 \ V \end{array}$		-	1	7	μA

Notes

Notes
5. V<sub>IL(min.)</sub> = -2.0 V for pulse durations less than 20 ns.
6. V<sub>II+(max)</sub>=V<sub>CC</sub>+0.75 V for pulse durations less than 20 ns.
7. Full device AC operation assumes a 100 µs ramp time from 0 to Vcc(min) and 200 µs wait time after V<sub>CC</sub> stabilization.
8. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ.)</sub>, T<sub>A</sub> = 25 °C.
9. Chip enable (CE) and byte enables (BHE and BLE) need to be tied to CMOS levels to meet the I<sub>SB1</sub> / I<sub>SB2</sub> / I<sub>CCDR</sub> specification. Other inputs can be left floating.




## Capacitance

Parameter <sup>[10]</sup>	Description	Test Conditions	Мах	Unit
C <sub>IN</sub>	Input capacitance	$T_{A} = 25 ^{\circ}C, f = 1 \text{MHz},$	10	pF
C <sub>OUT</sub>	Output capacitance	$V_{CC} = V_{CC(typ)}$	10	pF

### Thermal Resistance

Parameter <sup>[10]</sup>	Description	Test Conditions	BGA	TSOP II	Unit
JA		Still air, soldered on a 3 × 4.5 inch, two-layer printed circuit board	75	77	°C / W
- 30	Thermal resistance (junction to case)		10	13	°C / W






Parameters	2.50 V	3.0 V	Unit
R1	16667	1103	Ω
R2	15385	1554	Ω
R <sub>TH</sub>	8000	645	Ω
V <sub>TH</sub>	1.20	1.75	V

#### Data Retention Characteristics (Over the Operating Range)

Parameter	Description	Conditions	Min	<b>Typ</b> <sup>[11]</sup>	Max	Unit
V <sub>DR</sub>	V <sub>CC</sub> for data retention		1	-	-	V
I <sub>CCDR</sub> <sup>[12]</sup>	Data retention current	$ \begin{array}{l} V_{CC} = 1V \ , \\ \overline{CE} \geq V_{CC} - 0.2 \ V \ or \ (\overline{BHE} \ and \ \overline{BLE}) \geq V_{CC} - 0.2 \ V, \\ V_{IN} \geq V_{CC} - 0.2 \ V \ or \ V_{IN} \leq 0.2 \ V \end{array} $	-	0.8	3	μA
t <sub>CDR</sub> <sup>[10]</sup>	Chip deselect to data retention time		0	-	-	ns
t <sub>R</sub> <sup>[13]</sup>	Operation recovery time		45	_	_	ns

## Data Retention Waveform<sup>[14]</sup>



Notes

10. Tested initially and after any design or process changes that may affect these parameters. 11. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at  $V_{CC} = V_{CC(typ.)}$ ,  $T_A = 25 \,^{\circ}C$ 12. Chip enable (CE) and byte enables (BHE and BLE) need to be tied to CMOS levels to meet the  $I_{SB1} / I_{SB2} / I_{CCDR}$  specification. Other inputs can be left floating. 13. <u>Full device</u> operation requires linear  $V_{CC}$  ramp from  $V_{DR}$  to  $V_{CC(min.)} \ge 100 \,\mu$ s or stable at  $V_{CC(min.)} \ge 100 \,\mu$ s. 14. BHE.BLE is the AND of both BHE and BLE. The chip can be deselected by either disabling the chip enable signals or by disabling both BHE and BLE.

Document #: 38-05443 Rev. \*D



## Switching Characteristics

#### Over the Operating Range

Parameter <sup>[15, 16]</sup>	Description	45	45 ns		
Farametertio, ioj	Description	Min	Мах	– Unit	
Read Cycle					
t <sub>RC</sub>	Read cycle time	45	-	ns	
t <sub>AA</sub>	Address to data valid	-	45	ns	
t <sub>OHA</sub>	Data hold from address change	10	-	ns	
t <sub>ACE</sub>	CE LOW to data valid	-	45	ns	
t <sub>DOE</sub>	OE LOW to data valid	-	22	ns	
t <sub>LZOE</sub>	OE LOW to LOW Z <sup>[17]</sup>	5	-	ns	
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[17, 18]</sup>	-	18	ns	
t <sub>LZCE</sub>	CE LOW to Low Z <sup>[17]</sup>	10	-	ns	
t <sub>HZCE</sub>	CE HIGH to High Z <sup>[17, 18]</sup>	-	18	ns	
t <sub>PU</sub>	CE LOW to power-up	0	_	ns	
t <sub>PD</sub>	CE HIGH to power-down	-	45	ns	
t <sub>DBE</sub>	BLE/BHE LOW to data valid	-	45	ns	
t <sub>LZBE</sub>	BLE/BHE LOW to Low Z <sup>[17]</sup>	5	_	ns	
t <sub>HZBE</sub>	BLE/BHE HIGH to HIGH Z <sup>[17, 18]</sup>	-	18	ns	
Write Cycle <sup>[19]</sup>					
t <sub>WC</sub>	Write cycle time	45	-	ns	
t <sub>SCE</sub>	CE LOW to write end	35	-	ns	
t <sub>AW</sub>	Address setup to write end	35	-	ns	
t <sub>HA</sub>	Address hold from write end	0	-	ns	
t <sub>SA</sub>	Address setup to write start	0	-	ns	
t <sub>PWE</sub>	WE pulse width	35	-	ns	
t <sub>BW</sub>	BLE/BHE LOW to write end	35	-	ns	
t <sub>SD</sub>	Data setup to write end	25	_	ns	
t <sub>HD</sub>	Data hold from write end	0	-	ns	
t <sub>HZWE</sub>	WE LOW to High-Z <sup>[17, 18]</sup>	-	18	ns	
t <sub>LZWE</sub>	WE HIGH to Low-Z <sup>[17]</sup>	10	-	ns	

Notes


device


18. t<sub>HZOE</sub>, t<sub>HZCE</sub>, t<sub>HZEE</sub>, and t<sub>HZWE</sub> transitions are measured when th<u>e outputs</u> enter <u>a high</u> impedance state.
 19. The internal write time of the memory is defined by the overlap of WE, CE = V<sub>IL</sub>, BHE and BLE = V<sub>IL</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates the write.


Test conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns (1V/ns) or less, timing reference levels of V<sub>CC(typ</sub>)/2, input pulse levels of 0 to V<sub>CC(typ</sub>), and output loading of the specified <u>I<sub>OI</sub>/I<sub>OH</sub> as shown in AC Test Loads and Waveforms</u>.
 AC timing parameters are subject to byte enable signals (BHE or BLE) not switching when chip is disabled. Refer application note, AN13842 for more information.
 At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZBE</sub> is less than t<sub>LZDE</sub>, t<sub>HZOE</sub> is less than t<sub>LZDE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZDE</sub> for any given



### **Switching Waveforms**







#### Notes

- 20. The device is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{|L}$ ,  $\overline{BHE}$  and  $\overline{BLE} = V_{|L}$ . 21.  $\overline{WE}$  is HIGH for read cycle.
- 22. Address valid prior to or coincident with  $\overline{CE}$  and  $\overline{BHE}$ ,  $\overline{BLE}$  transition LOW.



#### Switching Waveforms (continued)






Figure 4. Write Cycle No. 1: WE Controlled <sup>[23, 24, 25]</sup>





#### Notes

- 23. The internal write time of the memory is defined by the overlap of WE, CE = V<sub>IL</sub>, BHE and BLE = V<sub>IL</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates the write 24. Data I/O is high impedance if OE = V<sub>IL</sub>.
  25. If CE goes HIGH simultaneously with WE = V<sub>IH</sub>, the output remains in a high impedance state.
  26. During this period, the I/Os are in output that and input simple about d and he cardiad.

- 26. During this period, the I/Os are in output state and input signals should not be applied.

Document #: 38-05443 Rev. \*D



### Switching Waveforms (continued)





Figure 6. Write Cycle No. 3: WE Controlled, OE LOW [27]





Notes

27. If CE goes HIGH simultaneously with  $\overline{WE} = V_{IH}$ , the output remains in a high impedance state. 28. During this period, the I/Os are in output state and input signals should not be applied.

Document #: 38-05443 Rev. \*D



## **Truth Table**

CE	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
Н	Х	Х	X <sup>[29]</sup>	X <sup>[29]</sup>	High Z	Deselect/power-down	Standby (I <sub>SB</sub> )
X <sup>[29]</sup>	Х	Х	Н	Н	High Z	Deselect/power-down	Standby (I <sub>SB</sub> )
L	Н	L	L	L	Data out (I/O <sub>O</sub> –I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	L	Н	L	Data out (I/O <sub>O</sub> –I/O <sub>7</sub> ); I/O <sub>8</sub> –I/O <sub>15</sub> in High Z	Read	Active (I <sub>CC</sub> )
L	Н	L	L	Н	Data out (I/O <sub>8</sub> –I/O <sub>15</sub> ); I/O <sub>0</sub> –I/O <sub>7</sub> in High Z	Read	Active (I <sub>CC</sub> )
L	Н	Н	L	L	High Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	High Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	Н	L	Н	High Z	Output disabled	Active (I <sub>CC</sub> )
L	L	Х	L	L	Data in (I/O <sub>O</sub> –I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )
L	L	Х	Н	L	Data in (I/O <sub>O</sub> –I/O <sub>7</sub> ); I/O <sub>8</sub> –I/O <sub>15</sub> in High Z	Write	Active (I <sub>CC</sub> )
L	L	Х	L	Н	Data in (I/O <sub>8</sub> –I/O <sub>15</sub> ); I/O <sub>0</sub> –I/O <sub>7</sub> in High Z	Write	Active (I <sub>CC</sub> )


Note 29. Chip enable ( $\overline{CE}$ ) and Byte enables ( $\overline{BHE}$  /  $\overline{BLE}$ ) must be at fixed CMOS levels (not floating). Intermediate voltage levels on these pins is not permitted



### **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
45	CY62137EV30LL-45BVXI	51-85150	48-Ball Very Fine Pitch BGA (6 mm × 8mm × 1 mm) (Pb-free)	Industrial
45	CY62137EV30LL-45ZSXI	51-85087	44-Pin TSOP II (Pb-free)	


#### Ordering Code Definition






## Package Diagrams

Figure 8. 48-Pin VFBGA (6 x 8 x 1 mm) (51-85150)






51-85150-\*F



### Package Diagrams (continued)



#### Figure 9. 44-Pin TSOP II (51-85087)

### Acronyms

Acronym	Description	
CMOS	complementary metal oxide semiconductor	
I/O	input/output	
SRAM	static random access memory	
VFBGA	very fine ball gird array	
TSOP	thin small outline package	

### **Document Conventions**

#### **Units of Measure**

Symbol	Unit of Measure	
°C	degrees Celsius	
μA	microamperes	
mA	milliampere	
MHz	megahertz	
ns	nanoseconds	
pF	picofarads	
V	volts	
Ω	ohms	
W	watts	



## **Document History Page**

Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
**	203720	AJU	See ECN	New Data Sheet
*A	234196	AJU	See ECN	Changed I <sub>CC</sub> MAX at f=1MHz from 1.7 mA to 2.0 mA Changed I <sub>CC</sub> TYP from 12 mA (35 ns speed bin) and 10 mA (45 ns speed bin) to 15 mA and 12 mA respectively Changed I <sub>CC</sub> MAX from 20 mA (35 ns speed bin) and 15 mA (45 ns speed bin) to 25 mA and 20 mA respectively Changed I <sub>SB1</sub> and I <sub>SB2</sub> TYP from 0.6 $\mu$ A to 0.7 $\mu$ A Changed I <sub>SB1</sub> and I <sub>SB2</sub> MAX from 1.5 $\mu$ A to 2.5 $\mu$ A Changed I <sub>CCDR</sub> from 1 $\mu$ A to 2 $\mu$ A Fixed typos on TSOP II pinout: Pin 18-22: address lines Pin 23: NC Added Pb-free information
*В	427817	NXR	See ECN	Converted from Advanced Information to Final. Removed 35 ns Speed Bin Removed "L" version Changed ball E3 from DNU to NC. Removed the redundant footnote on DNU. Moved Product Portfolio from Page # 3 to Page #2. Changed I <sub>CC</sub> (Max) value from 2 mA to 2.5 mA and I <sub>CC</sub> (Typ) value from 1.5 mA to 2 mA at f=1 MHz Changed I <sub>CC</sub> (Typ) value from 12 mA to 15 mA at f = f <sub>max</sub> =1/t <sub>RC</sub> Changed I <sub>SB1</sub> and I <sub>SB2</sub> Typ. values from 0.7 $\mu$ A to 1 $\mu$ A and Max. values from 2.5 $\mu$ A to 7 $\mu$ A. Changed V <sub>CC</sub> stabilization time in footnote #7 from 100 $\mu$ s to 200 $\mu$ s Changed V <sub>CC</sub> stabilization time in footnote #7 from 100 $\mu$ s to 200 $\mu$ s Changed V <sub>CC</sub> from 1.5V to 1V on Page# 4. Changed I <sub>CCDR</sub> from 2 $\mu$ A to 3 $\mu$ A. Added I <sub>CCDR</sub> from 2 $\mu$ A to 3 $\mu$ A. Added I <sub>CCDR</sub> from 6 ns to 5 ns Changed t <sub>LZBE</sub> from 6 ns to 5 ns Changed t <sub>LZDE</sub> from 3 ns to 5 ns Changed t <sub>LZDE</sub> from 30 ns to 35 ns Changed t <sub>SD</sub> from 20 ns to 25 ns Updated the Ordering Information table and replaced the Package Name column with Package Diagram.
*C *D	2604685 3143896	VKN/PYRS RAME	11/12/08 01/17/2011	Added footnote 8 related to I <sub>SB2</sub> and I <sub>CCDR</sub> Added footnote 13 related to AC timing parameters Added Acronyms and Units of Measure table
				Added Ordering Code Definition Added TOC Converted all tablenote to footnotes Updated Package Diagrams 51-85150 from *D to *F



### Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.

Products	
Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc
	cypress.com/go/plc
Memory	cypress.com/go/memory
Optical & Image Sensing	cypress.com/go/image
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless

#### **PSoC Solutions**

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2008-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document #: 38-05443 Rev. \*D

Revised January 17, 2011

Page 15 of 15

All products and company names mentioned in this document may be the trademarks of their respective holders.