

# CY62136EV30 MoBL<sup>®</sup> 2-Mbit (128K x 16) Static RAM

#### Features

- Very high speed: 45 ns
- Wide voltage range: 2.20 V to 3.60 V
- Pin compatible with CY62136CV30
- Ultra low standby power
  Typical standby current: 1 μA
  Maximum standby current: 7 μA
- Ultra low active power
  Typical active current: 2 mA at f = 1 MHz
- Easy memory expansion with CE and OE features
- Automatic power down when deselected
- Complementary metal oxide semiconductor (CMOS) for optimum speed/power
- Offered in a Pb-free 48-ball very fine ball grid array (VFBGA) and 44-pin thin small outline package (TSOP II) packages


### **Functional Description**

The CY62136EV30<sup>[1]</sup> is a high performance CMOS static RAM organized as 128 K words by 16 bits. This device features advanced circuit design to provide ultra low active current. This is ideal for providing More Battery Life<sup>TM</sup> (MoBL<sup>®</sup>) in portable applications such as cellular telephones. The device also has an automatic power down feature that significantly reduces power consumption when addresses are not toggling. The device can also be put into standby mode reducing power consumption by more than 99% when deselected (CE HIGH). The input/output pins (I/O<sub>0</sub> through I/O<sub>15</sub>) are placed in a high impedance state when: deselected (CE HIGH), outputs are disabled (OE HIGH), both Byte High Enable and Byte Low Enable are disabled (BHE, BLE HIGH), or during a write operation (CE LOW and WE LOW).

Writing to the device is accomplished by taking Chip Enable  $\overline{(CE)}$  and Write Enable (WE) inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>), is written into the location specified on the address pins (A<sub>0</sub> through A<sub>16</sub>). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O<sub>8</sub> through I/O<sub>15</sub>) is written into the location specified on the address pins (A<sub>0</sub> through A<sub>16</sub>).

<u>Reading</u> from the device is <u>accomplished</u> by taking Chip Enable (CE) an<u>d</u> Output Enable (OE) LOW <u>while</u> forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins appear on I/O<sub>0</sub> to I/O<sub>7</sub>. If Byte High Enable (BHE) is LOW, then data from memory appear on I/O<sub>8</sub> to I/O<sub>15</sub>. See the Truth Table on page 10 for a complete description of read and write modes.

### Logic Block Diagram



#### Note

1. For best practice recommendations, refer to the Cypress application note "SRAM System Design Guidelines" on http://www.cypress.com.

Cypress Semiconductor Corporation Document #: 38-05569 Rev. \*D 198 Champion Court

San Jose, CA 95134-1709 • 408-943-2600 Revised January 17, 2011



### Contents


Pin Configuration	3
Product Portfolio	
Maximum Ratings	
Operating Range	4
Electrical Characteristics	
Capacitance	4
Thermal Resistance	
Data Retention Characteristics	5
Data Retention Waveform	
Switching Characteristics	6
Switching Waveforms	

Truth Table	10
Ordering Information	11
Ordering Code Definition	11
Package Diagrams	12
Acronyms	13
Document Conventions	13
Units of Measure	13
Document History Page	14
Sales, Solutions, and Legal Information	15
Worldwide Sales and Design Support	15
Products	15
PSoC Solutions	15





#### Pin Configuration<sup>[2, 3]</sup>



AA TEOD	ш.	(Ton	Viow)
44 TSOP		(IOP	view)

### **Product Portfolio**<sup>[4]</sup>

					Power D	Dissipatio	n				
Product	V <sub>CC</sub> Range (V)		V <sub>CC</sub> Range (V)		Speed (ns)	(	Operating	ICC (mA	)	Standby	
				()	f = 1 MHz f = f <sub>max</sub>		Standby I <sub>SB2</sub> (μΑ)				
	Min	<b>Typ</b> <sup>[4]</sup>	Max		<b>Typ</b> <sup>[4]</sup>	Max	<b>Typ</b> <sup>[4]</sup>	Max	<b>Typ</b> <sup>[4]</sup>	Max	
CY62136EV30LL	2.2	3.0	3.6	45	2	2.5	15	20	1	7	

**Notes** 2. NC pins are not connected on the die. 3. Pins D3, H1, G2, H6 and H3 in the VFBGA package are address expansion pins for 4 Mb, 8 Mb, 16 Mb, and 32 Mb and 64 Mb respectively 4. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at  $V_{CC} = V_{CC(typ.)}$ ,  $T_A = 25$  °C.



## **Maximum Ratings**

Exceeding the maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage temperature65 °C to + 150 °C
Ambient temperature with power applied–55 °C to + 125 °C
Supply voltage to ground potential–0.3 V to 3.9 V (V <sub>CC MAX</sub> + 0.3 V)
DC voltage applied to outputs in High-Z state <sup>[5,6]</sup> 0.3 V to 3.9 V (V <sub>CC MAX</sub> + 0.3 V)

DC input voltage <sup>[5,6]</sup> 0.3 V to 3.9 V (V <sub>CC MAX</sub> + 0.3 V)	)
Output current into outputs (LOW) 20 mA	•
Static discharge voltage	'
Latch up current> 200 mA	١.

### **Operating Range**

Device	Range	Ambient Temperature	<b>V</b> <sub>CC</sub> <sup>[7]</sup>
CY62136EV30LL	Industrial	–40 °C to +85 °C	2.2 V - 3.6 V

### Electrical Characteristics Over the Operating Range

Peremeter Description		Test Conditions		45 ns			11
Parameter	Description	Test Conditions		Min	<b>Typ</b> <sup>[8]</sup>	Max	Unit
V <sub>OH</sub>	Output HIGH voltage	I <sub>OH</sub> = -0.1 mA	V <sub>CC</sub> = 2.20 V	2.0	-	-	V
		I <sub>OH</sub> = -1.0 mA	V <sub>CC</sub> = 2.70 V	2.4	-	-	V
V <sub>OL</sub>	Output LOW voltage	I <sub>OL</sub> = 0.1 mA	V <sub>CC</sub> = 2.20 V	-	-	0.4	V
		I <sub>OL</sub> = 2.1 mA	V <sub>CC</sub> = 2.70 V	_	-	0.4	V
V <sub>IH</sub>	Input HIGH voltage	$V_{\rm CC}$ = 2.2V to 2.7	7 V	1.8	-	V <sub>CC</sub> + 0.3	V
		V <sub>CC</sub> = 2.7 V to 3.6	6 V	2.2	-	V <sub>CC</sub> + 0.3	V
V <sub>IL</sub>	Input LOW voltage	V <sub>CC</sub> = 2.2 V to 2.7 V		-0.3	-	0.6	V
		V <sub>CC</sub> = 2.7 V to 3.6 V		-0.3	-	0.8	V
I <sub>IX</sub>	Input leakage current	$GND \leq V_I \leq V_{CC}$		–1	-	+1	μA
I <sub>OZ</sub>	Output leakage current	$GND \leq V_O \leq V_{CC}$	, output disabled	–1	-	+1	μA
I <sub>CC</sub>	V <sub>CC</sub> operating supply	$f = f_{max} = 1/t_{RC}$	$f = f_{max} = 1/t_{RC}$ $V_{CC} = V_{CCmax}$ , $I_{OUT} = 0 mA$		15	20	mA
	current	f = 1 MHz	CMOS levels	_	2	2.5	
I <sub>SB1<sup>[9]</sup></sub>	Automatic CE power-down current — CMOS inputs	$\label{eq:central_constraint} \begin{split} \overline{CE} &\geq V_{CC} - 0.2 \text{ V}, \\ V_{IN} &\geq V_{CC} - 0.2 \text{ V}, V_{IN} \leq 0.2 \text{ V}) \\ f &= f_{max} (address and data only), \\ f &= 0 (OE, and WE), \\ V_{CC} &= 3.60 \text{ V} \end{split}$		_	1	7	μΑ
I <sub>SB2</sub> <sup>[9]</sup>	Automatic CE power-down current — CMOS inputs			_	1	7	μA

### Capacitance

Parameter <sup>[10]</sup>	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	T <sub>A</sub> = 25 °C, f = 1 MHz,	10	pF
C <sub>OUT</sub>	Output capacitance	$V_{CC} = V_{CC(typ)}$	10	pF

#### Notes

5. V<sub>IL(min.)</sub> = -2.0 V for pulse durations less than 20 ns.
 6. V<sub>IH(max)</sub>=V<sub>CC</sub>+0.75 V for pulse durations less than 20 ns.
 7. Full Device AC operation assumes a 100 µs ramp time from 0 to Vcc(min) and 200 µs wait time after V<sub>CC</sub> stabilization.

Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ.)</sub>, T<sub>A</sub> = 25 °C
 Chip enable (CE) and byte enables (BHE and BLE) need to be tied to CMOS levels to meet the I<sub>SB1</sub> / I<sub>SB2</sub> / I<sub>CCDR</sub> specification. Other inputs can be left floating.


10. Tested initially and after any design or process changes that may affect these parameters.



### **Thermal Resistance**

Parameter <sup>[11]</sup>	Description	Test Conditions	VFBGA Package	TSOP II Package	Unit
$\Theta_{JA}$		Still air, soldered on a 3 × 4.5 inch, two-layer printed circuit board	75	77	°C / W
Θ <sub>JC</sub>	Thermal resistance (junction to case)		10	13	°C / W

#### Figure 1. AC Test Loads and Waveforms




Parameters	2.50 V	3.0 V	Unit
R1	16667	1103	Ω
R2	15385	1554	Ω
R <sub>TH</sub>	8000	645	Ω
V <sub>TH</sub>	1.20	1.75	V

### **Data Retention Characteristics**

(Over the Operating Range)

Parameter	Description	Conditions	Min	<b>Typ</b> <sup>[12]</sup>	Max	Unit
V <sub>DR</sub>	V <sub>CC</sub> for data retention		1.0	-	-	V
ICCDR <sup>[13]</sup>	Data retention current	$\frac{V_{CC}}{CE} = 1.0 \text{ V}$ $\frac{V_{CC}}{CE} \ge V_{CC} - 0.2 \text{ V},$ $V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V}$	_	0.8	3	μΑ
t <sub>CDR<sup>[11]</sup></sub>	Chip deselect to data retention time		0	-	-	ns
t <sub>R</sub> <sup>[14]</sup>	Operation recovery time		45		_	ns

### Data Retention Waveform<sup>[15]</sup>



#### Notes

11. Tested initially and after any design or process changes that may affect these parameters.

12. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at  $V_{CC} = V_{CC(typ.)}$ ,  $T_A = 25 °C$ 13. Chip enable (CE) and byte enables (BHE and BLE) need to be tied to CMOS levels to meet the  $I_{SB1} / I_{SB2} / I_{CCDR}$  specification. Other inputs can be left floating 14. <u>Full device</u> operation requires linear  $V_{CC}$  ramp from  $V_{DR}$  to  $V_{CC(min.)} \ge 100 \ \mu s$  or stable at  $V_{CC(min.)} \ge 100 \ \mu s$ . 15. BHE.BLE is the AND of both BHE and BLE. The chip can be deselected by either disabling the chip enable signals or by disabling both BHE and BLE.

Document #: 38-05569 Rev. \*D



#### Switching Characteristics Over the Operating Range

<b>D</b>	Description	45	Unit	
Parameter <sup>[16, 17]</sup>	Description	Min	Max	– Unit
Read Cycle	·			
t <sub>RC</sub>	Read cycle time	45	_	ns
t <sub>AA</sub>	Address to data valid	_	45	ns
t <sub>OHA</sub>	Data hold from address change	10	_	ns
t <sub>ACE</sub>	CE LOW to data valid	_	45	ns
t <sub>DOE</sub>	OE LOW to data valid	_	22	ns
t <sub>LZOE</sub>	OE LOW to LOW Z <sup>[18]</sup>	5	-	ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[18, 19]</sup>	_	18	ns
t <sub>LZCE</sub>	CE LOW to Low Z <sup>[18]</sup>	10	-	ns
t <sub>HZCE</sub>	CE HIGH to High Z <sup>[18, 19]</sup>	_	18	ns
t <sub>PU</sub>	CE LOW to power-up	0	-	ns
t <sub>PD</sub>	CE HIGH to power-down	_	45	ns
t <sub>DBE</sub>	BLE/BHE LOW to data valid	_	22	ns
t <sub>LZBE</sub>	BLE/BHE LOW to Low Z <sup>[18]</sup>	5	-	ns
t <sub>HZBE</sub>	BLE/BHE HIGH to HIGH Z <sup>[18, 19]</sup>	_	18	ns
Write Cycle <sup>[20]</sup>	•			
t <sub>WC</sub>	Write cycle time	45	_	ns
t <sub>SCE</sub>	CE LOW to write end	35	_	ns
t <sub>AW</sub>	Address setup to write end	35	_	ns
t <sub>HA</sub>	Address hold from write end	0	_	ns
t <sub>SA</sub>	Address setup to write start	0	-	ns
t <sub>PWE</sub>	WE pulse width	35	-	ns
t <sub>BW</sub>	BLE/BHE LOW to write end	35	_	ns
t <sub>SD</sub>	Data setup to write end	25	_	ns
t <sub>HD</sub>	Data hold from write end	0	_	ns
t <sub>HZWE</sub>	WE LOW to High Z <sup>[18, 19]</sup>	_	18	ns
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[18]</sup>	10	-	ns

Notes


18. At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZBE</sub> is less than t<sub>LZDE</sub>, t<sub>HZDE</sub> is less than t<sub>LZDE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any given device.


 19. t<sub>HZCE</sub>, t<sub>HZCE</sub>, t<sub>HZEE</sub>, and t<sub>HZWE</sub> transitions are measured when the outputs enter a high impedence state.
 20. The internal write time of the memory is defined by the overlap of WE, CE = V<sub>IL</sub>, BHE and BLE = V<sub>IL</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates the write and any of the signal that terminates the write and hold timing should be referenced to the edge of the signal that terminates the write by going INACTIVE. write.


<sup>16.</sup> Test conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns (1V/ns) or less, timing reference levels of  $V_{CC(typ)}/2$ , input pulse levels of 0 to  $V_{CC(typ)}$ , and output loading of the specified  $I_{OL}/I_{OH}$  as shown in AC Test Loads and Waveforms. 17. AC timing parameters are subject to byte enable signals (BHE or BLE) not switching when chip is disabled. Refer application note AN13842 for more information.



### **Switching Waveforms**









#### Notes

- 21. The device is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{IL}$ ,  $\overline{BHE}$  and/or  $\overline{BLE} = V_{IL}$ . 22.  $\overline{WE}$  is HIGH for read cycle. 23. Address valid prior to or coincident with  $\overline{CE}$  and  $\overline{BHE}$ ,  $\overline{BLE}$  transition LOW.



#### Switching Waveforms (continued)





#### Notes

24. The internal write time of the memory is defined by the overlap of  $\overline{WE}$ ,  $\overline{CE} = V_{IL}$ ,  $\overline{BHE}$  and  $\overline{BLE} = V_{IL}$ . All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates the write.

25. Data I/O is high impedance if  $\overline{OE} = V_{|H}$ . 26. If  $\overline{CE}$  goes HIGH simultaneously with WE = V<sub>IH</sub>, the output remains in a high impedance state. 27. During this period, the I/Os are in output state and input signals should not be applied.

Document #: 38-05569 Rev. \*D



### Switching Waveforms (continued)




Figure 6. Write Cycle No. 3: WE Controlled, OE LOW [28]

Notes\_28. If  $\overline{CE}$  goes HIGH simultaneously with  $\overline{WE} = V_{IH}$ , the output remains in a high impedance state 29. During this period, the I/Os are in output state and input signals should not be applied.



### **Truth Table**

CE	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
H <sup>[30]</sup>	Х	Х	X <sup>[30]</sup>	X <sup>[30]</sup>	High Z	Deselect/power-down	Standby (I <sub>SB</sub> )
L	Х	Х	Н	Н	High Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	L	L	L	Data out (I/O <sub>O</sub> –I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	L	Н	L	Data out (I/O <sub>O</sub> –I/O <sub>7</sub> ); I/O <sub>8</sub> –I/O <sub>15</sub> in High Z	Read	Active (I <sub>CC</sub> )
L	Н	L	L	Н	Data Out (I/O <sub>8</sub> –I/O <sub>15</sub> ); $I/O_0$ –I/O <sub>7</sub> in High Z	Read	Active (I <sub>CC</sub> )
L	Н	Н	L	L	High Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	High Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	Н	L	Н	High Z	Output disabled	Active (I <sub>CC</sub> )
L	L	Х	L	L	Data in (I/O <sub>O</sub> –I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )
L	L	Х	Н	L	Data in (I/O <sub>O</sub> –I/O <sub>7</sub> ); I/O <sub>8</sub> –I/O <sub>15</sub> in High Z	Write	Active (I <sub>CC</sub> )
L	L	Х	L	Н	Data in (I/O <sub>8</sub> –I/O <sub>15</sub> ); I/O <sub>0</sub> –I/O <sub>7</sub> in High Z	Write	Active (I <sub>CC</sub> )

Note 30. Chip enable ( $\overline{CE}$ ) and Byte enables ( $\overline{BHE}$  and  $\overline{BLE}$ ) must be at fixed CMOS levels (not floating). Intermediate voltage levels on these pins is not permitted




#### **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
45	CY62136EV30LL-45BVXI	51-85150	48-Ball Very Fine Pitch Ball Grid Array (Pb-free)	Industrial
	CY62136EV30LL-45ZSXI	51-85087	44-Pin Thin Small Outline Package II (Pb-free)	

Contact your local Cypress sales representative for availability of other parts


#### **Ordering Code Definition**






### Package Diagrams

Figure 8. 48-Pin VFBGA (6 x 8 x 1 mm) (51-85150)





51-85150-\*F



#### Package Diagrams (continued)




Figure 9. 44-Pin TSOP II (51-85087)

Acronyms

Acronym	Description
CMOS	complementary metal oxide semiconductor
I/O	input/output
SRAM	static random access memory
VFBGA	very fine ball gird array
TSOP	thin small outline package

### **Document Conventions**

#### Units of Measure

Symbol	Unit of Measure
С°	degrees Celsius
μΑ	microamperes
mA	milliampere
MHz	megahertz
ns	nanoseconds
pF	picofarads
V	volts
Ω ohms	
W	watts



# **Document History Page**

Boy	ECN No.	Orig. of	Submission	
Rev.	ECN NO.	Change	Date	Description of Change
**	237432	AJU	See ECN	New Data Sheet
*A	419988	RXU	See ECN	Converted from Advanced Information to Final. Changed the address of Cypress Semiconductor Corporation on Page #1 from "3901 North First Street" to "198 Champion Court" Removed 35ns Speed Bin Removed "L" version of CY62136EV30 Changed I <sub>CC</sub> (Max) value from 2 mA to 2.5 mA and I <sub>CC</sub> (Typ) value from 1.5 mA to 2 mA at f=1 MHz Changed I <sub>CC</sub> (Typ) value from 12 mA to 15 mA at f = f <sub>max</sub> Changed I <sub>SB1</sub> and I <sub>SB2</sub> Typ. values from 0.7 $\mu$ A to 1 $\mu$ A and Max. values from 2.5 $\mu$ A to 7 $\mu$ A. Changed the AC test load capacitance from 50pF to 30pF on Page# 4 Changed V <sub>DR</sub> from 1.5V to 1V on Page# 4. Changed I <sub>CCDR</sub> from 2.5 $\mu$ A to 3 $\mu$ A. Added I <sub>CCDR</sub> typical value. Changed t <sub>OHA</sub> , t <sub>LZCE</sub> and t <sub>LZWE</sub> from 6 ns to 10 ns Changed t <sub>LZDE</sub> from 6 ns to 5 ns Changed t <sub>LZDE</sub> from 3 ns to 5 ns Changed t <sub>SCE</sub> , t <sub>HZDE</sub> and t <sub>HZWE</sub> from 15 ns to 18 ns Changed t <sub>SCE</sub> , t <sub>HZDE</sub> and t <sub>BW</sub> from 40 ns to 35 ns Changed t <sub>SD</sub> from 2.0 ns to 25 ns Corrected typo in the Truth Table on Page# 9 Updated the package diagram 48-pin VFBGA from *B to *D Updated the ordering Information table and replaced the Package Name column with Package Diagram.
*B	427817	NXR	See ECN	Minor change: Moved datasheet to external web
*C	2604685	VKN/PYRS	11/12/08	Added footnote 8 related to I <sub>SB2</sub> and I <sub>CCDR</sub> Added footnote 12 related to AC timing parameters
*D	3144174	RAME	01/17/2011	Added Acronyms and Units of Measure table Added Ordering Code Definition Update Package Diagrams 51-85150 from *D to *F Converted all tablenotes into footnotes Added TOC Updated datasheet as per new template.



#### Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.

Products	
Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc
	cypress.com/go/plc
Memory	cypress.com/go/memory
Optical & Image Sensing	cypress.com/go/image
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless

#### **PSoC Solutions**

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2007-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document #: 38-05569 Rev. \*D

Revised January 17, 2011

Page 15 of 15

All products and company names mentioned in this document may be the trademarks of their respective holders.