## Features

- Pin- and function-compatible with CY7C109B/CY7C1009B
- High speed
$-\mathrm{t}_{\mathrm{AA}}=10 \mathrm{~ns}$
- Low active power
$-\mathrm{I}_{\mathrm{CC}}=80 \mathrm{~mA} @ 10 \mathrm{~ns}$
- Low CMOS standby power
$-I_{\mathrm{SB} 2}=3 \mathrm{~mA}$
-2.0V Data Retention
- Automatic power-down when deselected
- TTL-compatible inputs and outputs
- Easy memory expansion with $\overline{\mathrm{CE}}_{1}, \mathrm{CE}_{2}$ and $\overline{\mathrm{OE}}$ options
- CY7C109D available in Pb-free 32-pin 400-Mil wide Molded SOJ and 32-pin TSOP I packages. CY7C1009D available in Pb -free 32-pin 300-Mil wide Molded SOJ package


## 1-Mbit (128K x 8) Static RAM

## Functional Description ${ }^{[1]}$

The CY7C109D/CY7C1009D is a high-performance CMOS static RAM organized as 131,072 words by 8 bits. Easy memory expansion is provided by an active LOW Chip Enable $\left(\overline{\mathrm{CE}}_{1}\right)$, an active HIGH Chip Enable ( $\mathrm{CE}_{2}$ ), an active LOW Output Enable ( $\overline{\mathrm{OE}})$, and tri-state drivers. The eight input and output pins $\left(\mathrm{IO}_{0}\right.$ through $\left.\mathrm{IO}_{7}\right)$ are placed in a high-impedance state when:

- Deselected ( $\overline{\mathrm{CE}}_{1}$ HIGH or $\mathrm{CE}_{2}$ LOW),
- Outputs are disabled ( $\overline{\mathrm{OE}} \mathrm{HIGH}$ ),
- When the write operation is active $\left(\overline{C E}_{1}\right.$ LOW, $C E_{2} \mathrm{HIGH}$, and $\overline{\mathrm{WE}}$ LOW)
Write to the device by taking Chip Enable One ( $\overline{\mathrm{CE}}_{1}$ ) and Write Enable ( $\overline{\mathrm{WE}}$ ) inputs LOW and Chip Enable Two $\left(\mathrm{CE}_{2}\right)$ input HIGH. Data on the eight IO pins $\left(\mathrm{IO}_{0}\right.$ through $\left.\mathrm{IO}_{7}\right)$ is then written into the location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{16}$ ).
Read from the device by taking Chip Enable One ( $\overline{\mathrm{CE}}_{1}$ ) and Output Enable ( $\overline{\mathrm{OE}})$ LOW while forcing Write Enable ( $\overline{\mathrm{WE}}$ ) and Chip Enable Two ( $\mathrm{CE}_{2}$ ) HIGH. Under these conditions, the contents of the memory location specified by the address pins appears on the IO pins.


## Logic Block Diagram



[^0]
## Pin Configurations ${ }^{[2]}$




## Selection Guide

|  | CY7C109D-10 <br> CY7C1009D-10 | Unit |
| :--- | :---: | :---: |
| Maximum Access Time | 10 | ns |
| Maximum Operating Current | 80 | mA |
| Maximum CMOS Standby Current | 3 | mA |

Note
2. NC pins are not connected on the die.

## Maximum Ratings

Exceeding the maximum ratings may impair the useful life of the device. These user guidelines are not tested.
Storage Temperature $\qquad$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied $\qquad$ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage on $\mathrm{V}_{\mathrm{CC}}$ to Relative GND ${ }^{[3]} \ldots-0.5 \mathrm{~V}$ to +6.0 V DC Voltage Applied to Outputs in High-Z State ${ }^{[3]}$ $\qquad$ -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$

DC Input Voltage ${ }^{[3]}$.............................. -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$
Current into Outputs (LOW) ........................................ 20 mA
Static Discharge Voltage.......................................... > 2001V
(per MIL-STD-883, Method 3015)
Latch-up Current
$>200 \mathrm{~mA}$

## Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ | Speed |
| :---: | :---: | :---: | :---: |
| Industrial | -40 C to +85 C | $5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 10 ns |

Electrical Characteristics (Over the Operating Range)

| Parameter | Description | Test Conditions |  | $\begin{aligned} & \text { 7C109D-10 } \\ & \text { 7C1009D-10 } \end{aligned}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ |  | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage ${ }^{[3]}$ |  |  | -0.5 | 0.8 | V |
| IIX | Input Leakage Current | GND $\leq \mathrm{V}_{1} \leq \mathrm{V}_{\mathrm{CC}}$ |  | -1 | +1 | $\mu \mathrm{A}$ |
| $\mathrm{l}_{\text {Oz }}$ | Output Leakage Current | GND $\leq \mathrm{V}_{1} \leq \mathrm{V}_{\mathrm{CC}}$, Output Disabled |  | -1 | +1 | $\mu \mathrm{A}$ |
| ${ }^{\text {cc }}$ | $\mathrm{V}_{\text {CC }}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \\ & \mathrm{l}_{\mathrm{OUT}}=0 \mathrm{~mA}, \\ & \mathrm{f}=\mathrm{f}_{\max }=1 / \mathrm{t}_{\mathrm{RC}} \end{aligned}$ | 100 MHz |  | 80 | mA |
|  |  |  | 83 MHz |  | 72 | mA |
|  |  |  | 66 MHz |  | 58 | mA |
|  |  |  | 40 MHz |  | 37 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Automatic CE Power-Down Current-TTL Inputs | $\begin{aligned} & \operatorname{Max}_{\mathrm{V}_{\mathrm{CC}},} \\ & \mathrm{CE}_{1} \geq \mathrm{V}_{\mathrm{IH}} \text { or } C E_{2} \leq \mathrm{V}_{\mathrm{IL}}, \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{IL}}, f=f_{\max } \end{aligned}$ |  |  | 10 | mA |
| $\mathrm{I}_{\text {SB2 }}$ | Automatic CE Power-Down Current-CMOS Inputs | $\begin{aligned} & \operatorname{Max}^{V_{C C}} \\ & C E_{1} \geq V_{C C}-0.3 V \text {, or } C E_{2} \leq 0.3 V, \\ & V_{I N} \geq V_{C C}-0.3 V \text {, or } V_{I N} \leq 0.3 V, f=0 \\ & \hline \end{aligned}$ |  |  | 3 | mA |

Note
3. $\mathrm{V}_{\mathrm{IL}}(\min )=-2.0 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{IH}}(\max )=\mathrm{V}_{\mathrm{CC}}+1 \mathrm{~V}$ for pulse durations of less than 5 ns .

## Capacitance ${ }^{[4]}$

| Parameter | Description | Test Conditions | Max | Unit |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathbb{I}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 8 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance |  | 8 | pF |

Thermal Resistance ${ }^{[4]}$

| Parameter | Description | Test Conditions | $\begin{gathered} 300-\mathrm{Mil} \\ \text { Wide SOJ } \end{gathered}$ | $\begin{gathered} \text { 400-Mil } \\ \text { Wide SOJ } \end{gathered}$ | TSOP I | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\Theta_{J A}$ | Thermal Resistance (Junction to Ambient) | Still Air, soldered on a $3 \times 4.5$ inch, four-layer printed circuit board | 57.61 | 56.29 | 50.72 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\Theta_{J C}$ | Thermal Resistance (Junction to Case) |  | 40.53 | 38.14 | 16.21 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

AC Test Loads and Waveforms ${ }^{[5]}$


High-Z characteristics:

(c)

## Notes

4. Tested initially and after any design or process changes that may affect these parameters.
5. AC characteristics (except High-Z) are tested using the load conditions shown in Figure (a). High-Z characteristics are tested for all speeds using the test load shown in Figure (c).

Switching Characteristics (Over the Operating Range) ${ }^{[6]}$

| Parameter | Description | $\begin{aligned} & \text { 7C109D-10 } \\ & \text { 7C1009D-10 } \end{aligned}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |
| Read Cycle |  |  |  |  |
| $\mathrm{t}_{\text {power }}{ }^{\text {[7] }}$ | $\mathrm{V}_{\mathrm{CC}}$ (typical) to the first access | 100 |  | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 10 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 10 | ns |
| $\mathrm{t}_{\mathrm{OHA}}$ | Data Hold from Address Change | 3 |  | ns |
| $\mathrm{t}_{\text {ACE }}$ | $\overline{\mathrm{CE}}_{1}$ LOW to Data Valid, $\mathrm{CE}_{2}$ HIGH to Data Valid |  | 10 | ns |
| $\mathrm{t}_{\text {DOE }}$ | $\overline{\mathrm{OE}}$ LOW to Data Valid |  | 5 | ns |
| $t_{\text {Lzoe }}$ | $\overline{\text { OE LOW to Low } \mathrm{Z}}$ | 0 |  | ns |
| $\mathrm{t}_{\text {HZOE }}$ | $\overline{\mathrm{OE}}$ HIGH to High $\mathrm{Z}^{[8,9]}$ |  | 5 | ns |
| $t_{\text {LZCE }}$ | $\overline{\mathrm{CE}}_{1}$ LOW to Low $\mathrm{Z}, \mathrm{CE}_{2} \mathrm{HIGH}$ to Low $\mathrm{Z}^{[9]}$ | 3 |  | ns |
| $\mathrm{t}_{\text {HZCE }}$ | $\overline{\mathrm{CE}}_{1}$ HIGH to High $\mathrm{Z}, \mathrm{CE} \mathrm{E}_{2}$ LOW to High $\mathrm{Z}{ }^{[8,9]}$ |  | 5 | ns |
| $\mathrm{t}_{\text {PU }}{ }^{[10]}$ | $\overline{\mathrm{CE}}_{1}$ LOW to Power-Up, $\mathrm{CE}_{2} \mathrm{HIGH}$ to Power-Up | 0 |  | ns |
| $\mathrm{t}_{\text {PD }}{ }^{[10]}$ | $\overline{\mathrm{CE}}_{1} \mathrm{HIGH}$ to Power-Down, $\mathrm{CE}_{2}$ LOW to Power-Down |  | 10 | ns |
| Write Cycle ${ }^{[11,12]}$ |  |  |  |  |
| $\mathrm{t}_{\mathrm{wc}}$ | Write Cycle Time | 10 |  | ns |
| $\mathrm{t}_{\text {SCE }}$ | $\overline{\mathrm{CE}}_{1}$ LOW to Write End, $\mathrm{CE}_{2}$ HIGH to Write End | 7 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 7 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 0 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | $\overline{\text { WE Pulse Width }}$ | 7 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 6 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | ns |
| t LZWE | $\overline{\text { WE }}$ HIGH to Low $Z^{[9]}$ | 3 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | $\overline{\text { WE }}$ LOW to High $\mathrm{Z}^{[8,9]}$ |  | 5 | ns |

## Notes

6. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{l}_{\mathrm{OL}} / \mathrm{IOH}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
7. $t_{\text {POWER }}$ gives the minimum amount of time that the power supply should be at typical $\mathrm{V}_{C C}$ values until the first memory access can be performed
8. $t_{\text {HZOE }}, t_{\text {HZCE }}$ and $t_{\text {HZWE }}$ are specified with a load capacitance of 5 pF as in part (c) of "AC Test Loads and Waveforms ${ }^{[5]}$ " on page 4. Transition is measured when the outputs enter a high impedance state.
9. At any given temperature and voltage condition, $t_{\text {HZCE }}$ is less than $t_{\text {LZCE }}$, $t_{\text {HZOE }}$ is less than $t_{\text {LZOE }}$, and $t_{\text {HZWE }}$ is less than $t_{\text {LZWE }}$ for any given device.
10. This parameter is guaranteed by design and is not tested.
11. The internal write time of the memory is defined by the overlap of $\overline{C E}_{1}$ LOW, $C E_{2} H I G H$, and $\overline{W E} L O W . \overline{C E}_{1}$ and $\overline{W E}$ must be LOW and CE 2 HIGH to initiate a write, and the transition of any of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.
12. The minimum write cycle time for Write Cycle No. 3 ( $\overline{\mathrm{WE}}$ controlled, $\overline{\mathrm{OE}} \mathrm{LOW}$ ) is the sum of $\mathrm{t}_{\text {HZWE }}$ and $\mathrm{t}_{\text {SD }}$.

Data Retention Characteristics (Over the Operating Range)

| Parameter | Description | Conditions | Min | Max | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DR}}$ | $\mathrm{V}_{\mathrm{CC}}$ for Data Retention | $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{DR}}=2.0 \mathrm{~V}$, | 2.0 |  | V |
| $\mathrm{I}_{\mathrm{CCDR}}$ | Data Retention Current | $\mathrm{CE}_{1 \mathrm{l}} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}$ or $\mathrm{CE}_{2} \leq 0.3 \mathrm{~V}$, <br> $\mathrm{V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{IN}} \leq 0.3 \mathrm{~V}$ |  | 3 | mA |
| $\mathrm{t}_{\mathrm{CDR}}{ }^{[4]}$ | Chip Deselect to Data Retention Time |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{R}}{ }^{[13]}$ | Operation Recovery Time |  | $\mathrm{t}_{\mathrm{RC}}$ |  | ns |

## Data Retention Waveform



## Switching Waveforms

Read Cycle No. 1 (Address Transition Controlled) ${ }^{[14,15]}$


Read Cycle No. 2 ( $\overline{\mathrm{OE}}$ Controlled) ${ }^{[15,16]}$


[^1]Switching Waveforms (continued)
Write Cycle No. 1 ( $\overline{\mathrm{CE}}_{1}$ or $\mathrm{CE}_{2}$ Controlled) ${ }^{[17,18]}$


Write Cycle No. 2 ( $\overline{\mathrm{WE}}$ Controlled, $\overline{\mathrm{OE}}$ HIGH During Write) ${ }^{[17,18]}$


## Notes

17. Data IO is high impedance if $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IH}}$.
18. If $\mathrm{CE}_{1}$ goes HIGH or $\mathrm{CE}_{2}$ goes LOW simultaneously with WE going HIGH , the output remains in a high-impedance state
19. During this period the IOs are in the output state and input signals should not be applied.

## Switching Waveforms (continued)

Write Cycle No. 3 ( $\overline{\mathrm{WE}}$ Controlled, $\overline{\mathrm{OE}} \mathrm{LOW}$ ) ${ }^{[12,18]}$


## Truth Table

| $\overline{\mathbf{C E}}_{\mathbf{1}}$ | $\mathbf{C E}_{\mathbf{2}}$ | $\overline{\mathbf{O E}}$ | $\overline{\mathbf{W E}}$ | $\mathbf{I O}_{\mathbf{0}}-\mathbf{I O}_{\mathbf{7}}$ | Mode | Power |
| :---: | :---: | :---: | :---: | :--- | :--- | :--- |
| H | X | X | X | High Z | Power-down | Standby ( $\left.\mathrm{I}_{\mathrm{SB}}\right)$ |
| X | L | X | X | High Z | Power-down | Standby $\left(\mathrm{I}_{\mathrm{SB}}\right)$ |
| L | H | L | H | Data Out | Read | Active ( $\left.\mathrm{I}_{\mathrm{CC}}\right)$ |
| L | H | X | L | Data In | Write | Active ( $\left.\mathrm{I}_{\mathrm{CC}}\right)$ |
| L | H | H | H | High Z | Selected, Outputs Disabled | Active ( $\left.\mathrm{I}_{\mathrm{CC}}\right)$ |

## Ordering Information

| Sped <br> (ns) | Ordering Code | Package <br> Diagram | Package Type | Operating <br> Range |
| :---: | :--- | :---: | :--- | :---: |
| 10 | CY7C109D-10VXI | $51-85033$ | 32 -pin (400-Mil) Molded SOJ (Pb-free) | Industrial |
|  | CY7C109D-10ZXI | $51-85056$ | $32-$ pin TSOP Type I (Pb-free) |  |
|  | CY7C1009D-10VXI | $51-85041$ | 32 -pin (300-Mil) Molded SOJ (Pb-free) |  |

## Ordering Code Definitions



Please contact your local Cypress sales representative for availability of these parts.

## Package Diagrams

Figure 1. 32-pin (300-Mil) Molded SOJ, 51-85041


51-85041 *B

Figure 2. 32-pin (400-Mil) Molded SOJ, 51-85033


Package Diagrams (continued)
Figure 3. 32-pin Thin Small Outline Package Type I ( $8 \times 20 \mathrm{~mm}$ ), 51-85056


All product and company names mentioned in this document may be the trademarks of their respective holders.

## Document History Page

Document Title: CY7C109D/CY7C1009D, 1-Mbit (128K x 8) Static RAM Document Number: 38-05468

| REV. | ECN NO. | Issue Date | Orig. of Change | Description of Change |
| :---: | :---: | :---: | :---: | :---: |
| ** | 201560 | See ECN | SWI | Advance Information data sheet for C9 IPP |
| *A | 233722 | See ECN | RKF | DC parameters are modified as per EROS (Spec \# 01-2165) Pb -free offering in Ordering Information |
| *B | 262950 | See ECN | RKF | Added Data Retention Characteristics table Added Tpower Spec in Switching Characteristics Table Shaded Ordering Information |
| *C | See ECN | See ECN | RKF | Reduced Speed bins to -10 and -12 ns |
| *D | 560995 | See ECN | VKN | Converted from Preliminary to Final <br> Removed Commercial Operating range <br> Removed 12 ns speed bin <br> Added $\mathrm{I}_{\mathrm{CC}}$ values for the frequencies $83 \mathrm{MHz}, 66 \mathrm{MHz}$ and 40 MHz <br> Updated Thermal Resistance table <br> Updated Ordering Information Table <br> Changed Overshoot spec from $\mathrm{V}_{\mathrm{CC}}+2 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}+1 \mathrm{~V}$ in footnote \#3 |
| *E | 802877 | See ECN | VKN | Changed $\mathrm{I}_{\mathrm{CC}}$ spec from 60 mA to 80 mA for $100 \mathrm{MHz}, 55 \mathrm{~mA}$ to 72 mA for $83 \mathrm{MHz}, 45 \mathrm{~mA}$ to 58 mA for $66 \mathrm{MHz}, 30 \mathrm{~mA}$ to 37 mA for 40 MHz |
| *F | 3104943 | 12/08/2010 | AJU | Added Ordering Code Definitions. Updated Package Diagrams. |


[^0]:    Note

    1. For guidelines on SRAM system design, please refer to the 'System Design Guidelines' Cypress application note, available on the internet at www.cypress.com.
[^1]:    Notes
    13. Full device operation requires linear $V_{C C}$ ramp from $V_{D R}$ to $V_{C C(\min )} \geq 50 \mu$ s or stable at $V_{C C(\min )} \geq 50 \mu \mathrm{~s}$
    14. Device is continuously selected. $\overline{\mathrm{OE}}, \overline{\mathrm{CE}}_{1}=\mathrm{V}_{\mathrm{IL}}, \mathrm{CE}_{2}=\mathrm{V}_{\mathrm{IH}}$.
    15. $\overline{\text { WE }}$ is HIGH for read cycle.
    16. Address valid prior to or coincident with $\overline{\mathrm{CE}}_{1}$ transition LOW and $\mathrm{CE}_{2}$ transition HIGH

