

1-Mbit (128K x 8) Static RAM

Features

- Pin- and function-compatible with CY7C109B/CY7C1009B
- · High speed
 - $t_{AA} = 10 \text{ ns}$
- · Low active power
 - $I_{CC} = 80 \text{ mA} @ 10 \text{ ns}$
- · Low CMOS standby power
 - $I_{SB2} = 3 \text{ mA}$
- · 2.0V Data Retention
- · Automatic power-down when deselected
- · TTL-compatible inputs and outputs
- Easy memory expansion with CE₁, CE₂ and OE options
- CY7C109D available in Pb-free 32-pin 400-Mil wide Molded SOJ and 32-pin TSOP I packages. CY7C1009D available in Pb-free 32-pin 300-Mil wide Molded SOJ package

Functional Description [1]


The CY7C109D/CY7C1009D is a high-performance CMOS static RAM organized as 131,072 words by 8 bits. Easy memory expansion is provided by an active LOW Chip Enable (\overline{CE}_1) , an active HIGH Chip Enable (CE₂), an active LOW Output Enable (\overline{OE}) , and tri-state drivers. The eight input and output pins (IO₀ through IO₇) are placed in a high-impedance state when:

- Deselected (CE₁ HIGH or CE₂ LOW),
- Outputs are disabled (OE HIGH),
- When the write operation is active ($\overline{\text{CE}}_1$ LOW, CE_2 HIGH, and $\overline{\text{WE}}$ LOW)

Write to the device by taking Chip Enable One (\overline{CE}_1) and Write Enable (\overline{WE}) inputs LOW and Chip Enable Two (CE_2) input HIGH. Data on the eight IO pins $(IO_0$ through $IO_7)$ is then written into the location specified on the address pins $(A_0$ through $A_{16})$.

Read from the <u>device</u> by taking Chip Enable One (\overline{CE}_1) and Output Enable (\overline{OE}) LOW while forcing Write Enable (\overline{WE}) and Chip Enable Two (CE_2) HIGH. Under these conditions, the contents of the memory location specified by the address pins appears on the IO pins.

Logic Block Diagram



Note

1. For guidelines on SRAM system design, please refer to the 'System Design Guidelines' Cypress application note, available on the internet at www.cypress.com.

Cypress Semiconductor Corporation
Document #: 38-05468 Rev. *F

198 Champion Court


San Jose, CA 95134-1709


408-943-2600

Revised December 8, 2010



Pin Configurations [2]





Selection Guide

	CY7C109D-10 CY7C1009D-10	Unit
Maximum Access Time	10	ns
Maximum Operating Current	80	mA
Maximum CMOS Standby Current	3	mA

Note

2. NC pins are not connected on the die.



Maximum Ratings

DC Input Voltage [3]	-0.5V to V _{CC} + 0.5V
Current into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	> 2001V
Latch-up Current	> 200 mA

Operating Range

Range	Ambient Temperature	V _{CC}	Speed
Industrial	-40 C to +85 C	5V ± 0.5V	10 ns

Electrical Characteristics (Over the Operating Range)

Parameter	Description	Test Conditions			09D-10 009D-10	Unit
				Min	Max	
V _{OH}	Output HIGH Voltage	I _{OH} = -4.0 mA		2.4		V
V _{OL}	Output LOW Voltage	I _{OL} = 8.0 mA			0.4	V
V _{IH}	Input HIGH Voltage			2.2	V _{CC} + 0.5	V
V _{IL}	Input LOW Voltage [3]			-0.5	0.8	V
I _{IX}	Input Leakage Current	$GND \le V_{I} \le V_{CC}$		– 1	+1	μА
I _{OZ}	Output Leakage Current	$GND \le V_1 \le V_{CC}$, Output Disabled		– 1	+1	μА
I _{CC}	V _{CC} Operating Supply Current		100 MHz		80	mA
		$I_{OUT} = 0 \text{ mA},$ $f = f_{max} = 1/t_{RC}$	83 MHz		72	mA
		l illaxRC	66 MHz		58	mA
			40 MHz		37	mA
I _{SB1}	Automatic CE Power-Down Current—TTL Inputs	$\begin{aligned} & \underbrace{\text{Max}}_{\text{CC}}, \\ & \text{CE}_1 \geq \text{V}_{\text{IH}} \text{ or } \text{CE}_2 \leq \text{V}_{\text{IL}}, \\ & \text{V}_{\text{IN}} \geq \text{V}_{\text{IH}} \text{ or } \text{V}_{\text{IN}} \leq \text{V}_{\text{IL}}, \text{f} = \text{f}_{\text{max}} \end{aligned}$			10	mA
I _{SB2}	Automatic CE Power-Down Current—CMOS Inputs	$\begin{array}{l} \underline{\text{Max}} \ V_{\text{CC}}, \\ CE_1 \geq V_{\text{CC}} - 0.3 \text{V, or } CE_2 \leq 0.3 \text{V,} \\ V_{\text{IN}} \geq V_{\text{CC}} - 0.3 \text{V, or } V_{\text{IN}} \leq 0.3 \text{V, f} \end{array}$	= 0		3	mA

Note

^{3.} $V_{\rm IL}$ (min) = -2.0V and $V_{\rm IH}$ (max) = $V_{\rm CC}$ + 1V for pulse durations of less than 5 ns.




Capacitance [4]

Parameter	Description	Test Conditions	Max	Unit
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C$, f = 1 MHz, $V_{CC} = 5.0V$	8	pF
C _{OUT}	Output Capacitance		8	pF


Thermal Resistance [4]

Parameter	Description	Test Conditions	300-Mil Wide SOJ	400-Mil Wide SOJ	TSOP I	Unit
Θ_{JA}	Thermal Resistance (Junction to Ambient)	Still Air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	57.61	56.29	50.72	°C/W
$\Theta_{\sf JC}$	Thermal Resistance (Junction to Case)		40.53	38.14	16.21	°C/W

AC Test Loads and Waveforms [5]



High-Z characteristics:



Notes

- Tested initially and after any design or process changes that may affect these parameters.
- 5. AC characteristics (except High-Z) are tested using the load conditions shown in Figure (a). High-Z characteristics are tested for all speeds using the test load shown in Figure (c).



Switching Characteristics (Over the Operating Range) [6]

Parameter	Description	7C100	9D-10 19D-10	Unit
		Min	Max	
Read Cycle				
t _{power} [7]	V _{CC} (typical) to the first access	100		μS
t _{RC}	Read Cycle Time	10		ns
t _{AA}	Address to Data Valid		10	ns
t _{OHA}	Data Hold from Address Change	3		ns
t _{ACE}	CE ₁ LOW to Data Valid, CE ₂ HIGH to Data Valid		10	ns
t _{DOE}	OE LOW to Data Valid		5	ns
t _{LZOE}	OE LOW to Low Z	0		ns
t _{HZOE}	OE HIGH to High Z [8, 9]		5	ns
t _{LZCE}	CE ₁ LOW to Low Z, CE ₂ HIGH to Low Z [9]	3		ns
t _{HZCE}	CE ₁ HIGH to High Z, CE ₂ LOW to High Z [8, 9]		5	ns
t _{PU} ^[10]	CE₁ LOW to Power-Up, CE₂ HIGH to Power-Up	0		ns
t _{PD} ^[10]	CE ₁ HIGH to Power-Down, CE ₂ LOW to Power-Down		10	ns
Write Cycle [1	1, 12]			
t _{WC}	Write Cycle Time	10		ns
t _{SCE}	CE ₁ LOW to Write End, CE ₂ HIGH to Write End	7		ns
t _{AW}	Address Set-Up to Write End	7		ns
t _{HA}	Address Hold from Write End	0		ns
t _{SA}	Address Set-Up to Write Start	0		ns
t _{PWE}	WE Pulse Width	7		ns
t _{SD}	Data Set-Up to Write End	6		ns
t _{HD}	Data Hold from Write End	0		ns
t _{LZWE}	WE HIGH to Low Z [9]	3		ns
t _{HZWE}	WE LOW to High Z [8, 9]		5	ns

- 6. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified $I_{\mbox{\scriptsize OL}}/I_{\mbox{\scriptsize OH}}$ and 30-pF load capacitance.
- 7. tpOWER gives the minimum amount of time that the power supply should be at typical VCC values until the first memory access can be performed
- 8. t_{HZOE}, t_{HZCE} and t_{HZWE} are specified with a load capacitance of 5 pF as in part (c) of "AC Test Loads and Waveforms [5]" on page 4. Transition is measured when the outputs enter
- 9. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE} , t_{HZCE} is less than t_{LZOE} , and t_{HZWE} is less than t_{LZWE} for any given device.
- 10. This parameter is guaranteed by design and is not tested.
- 11. The internal write time of the memory is defined by the overlap of $\overline{\text{CE}}_1\text{LOW}$, CE_2HIGH , and $\overline{\text{WE}}$ LOW. $\overline{\text{CE}}_1$ and $\overline{\text{WE}}$ must be LOW and CE_2 HIGH to initiate a write, and the transition of any of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.


 12. The minimum write cycle time for Write Cycle No. 3 ($\overline{\text{WE}}$ controlled, $\overline{\text{OE}}$ LOW) is the sum of t_{HZWE} and t_{SD} .



Data Retention Characteristics (Over the Operating Range)


Parameter	Description	Conditions	Min	Max	Unit
V_{DR}		$V_{CC} = V_{DR} = 2.0V$	2.0		V
I _{CCDR}	Data Retention Current	$\overline{\text{CE}}_1 \ge \text{V}_{\text{CC}} - 0.3\text{V} \text{ or } \text{CE}_2 \le 0.3\text{V}, \\ \text{V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.3\text{V} \text{ or } \text{V}_{\text{IN}} \le 0.3\text{V}$		3	mA
t _{CDR} [4]	Chip Deselect to Data Retention Time		0		ns
t _R [13]	Operation Recovery Time		t _{RC}		ns

Data Retention Waveform




Switching Waveforms

Read Cycle No. 1 (Address Transition Controlled) [14, 15]



Read Cycle No. 2 (OE Controlled) [15, 16]




- 13. Full device operation requires linear V_{CC} ramp from V_{DR} to $V_{CC(min)} \ge 50~\mu s$ or stable at $V_{CC(min)} \ge 50~\mu s$.

 14. Device is continuously selected. \overline{OE} , $\overline{CE}_1 = V_{IL}$, $CE_2 = V_{IH}$.
- 15. WE is HIGH for read cycle.
- 16. Address valid prior to or coincident with $\overline{\text{CE}}_1$ transition LOW and CE_2 transition HIGH.




Switching Waveforms (continued)

Write Cycle No. 1 (\overline{CE}_1 or CE_2 Controlled) [17, 18]



Write Cycle No. 2 (WE Controlled, OE HIGH During Write) [17, 18]




Notes

- 17. Data IO is high impedance if $\overline{OE} = V_{IH}$.
- 18. If $\overline{\text{CE}}_1$ goes HIGH or $\overline{\text{CE}}_2$ goes LOW simultaneously with $\overline{\text{WE}}$ going HIGH, the output remains in a high-impedance state.
- 19. During this period the IOs are in the output state and input signals should not be applied.



Switching Waveforms (continued)

Write Cycle No. 3 ($\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ LOW) [12, 18]



Truth Table


CE ₁	CE ₂	OE	WE	1O ₀ -1O ₇	Mode	Power
Н	Х	Х	Х	High Z	Power-down	Standby (I _{SB})
Х	L	Х	Х	High Z	Power-down	Standby (I _{SB})
L	Н	L	Н	Data Out	Read	Active (I _{CC})
L	Н	Χ	L	Data In	Write	Active (I _{CC})
L	Н	Н	Н	High Z	Selected, Outputs Disabled	Active (I _{CC})



Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
10	CY7C109D-10VXI	51-85033	32-pin (400-Mil) Molded SOJ (Pb-free)	Industrial
	CY7C109D-10ZXI	51-85056	32-pin TSOP Type I (Pb-free)	
	CY7C1009D-10VXI	51-85041	32-pin (300-Mil) Molded SOJ (Pb-free)	

Ordering Code Definitions




Please contact your local Cypress sales representative for availability of these parts.

[+] Feedback




Package Diagrams

Figure 1. 32-pin (300-Mil) Molded SOJ, 51-85041



51-85041 *B

Figure 2. 32-pin (400-Mil) Molded SOJ, 51-85033




31-03033 C



Package Diagrams (continued)

Figure 3. 32-pin Thin Small Outline Package Type I (8 × 20 mm), 51-85056



All product and company names mentioned in this document may be the trademarks of their respective holders.



Document History Page

REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	201560	See ECN	SWI	Advance Information data sheet for C9 IPP
*A	233722	See ECN	RKF	DC parameters are modified as per EROS (Spec # 01-2165) Pb-free offering in Ordering Information
*B	262950	See ECN	RKF	Added Data Retention Characteristics table Added T _{power} Spec in Switching Characteristics Table Shaded Ordering Information
*C	See ECN	See ECN	RKF	Reduced Speed bins to -10 and -12 ns
*D	560995	See ECN	VKN	Converted from Preliminary to Final Removed Commercial Operating range Removed 12 ns speed bin Added I _{CC} values for the frequencies 83MHz, 66MHz and 40MHz Updated Thermal Resistance table Updated Ordering Information Table Changed Overshoot spec from V _{CC} +2V to V _{CC} +1V in footnote #3
*E	802877	See ECN	VKN	Changed I $_{\rm CC}$ spec from 60 mA to 80 mA for 100MHz, 55 mA to 72 mA to 83MHz, 45 mA to 58 mA for 66MHz, 30 mA to 37 mA for 40MHz
*F	3104943	12/08/2010	AJU	Added Ordering Code Definitions. Updated Package Diagrams.