



1-Mbit (128 K × 8) Static RAM

Features

■ Very high speed: 45 ns

■ Temperature ranges:

□ Industrial: -40 °C to +85 °C

■ Wide voltage range: 2.2 V to 3.6 V

■ Pin compatible with CY62128DV30

■ Ultra low standby power

□ Typical standby current: 1 µA

□ Maximum standby current: 4 µA

■ Ultra low active power

□ Typical active current: 1.3 mA at f = 1 MHz

■ Easy memory expansion with \overline{CE}_1 , CE_2 and \overline{OE} features

■ Automatic power-down when deselected

 Complementary metal oxide semiconductor (CMOS) for optimum speed and power

 Offered in Pb-free 32-pin SOIC, 32-pin thin small outline package (TSOP) I, and 32-pin shrunk thin small outline package (STSOP) packages


Functional Description

The CY62128EV30^[1] is a high performance CMOS static RAM module organized as 128 K words by 8-bits. This device features advanced circuit design to provide ultra low active current. This is ideal for providing More Battery Life $^{\rm TM}$ (MoBL $^{\rm I\!R}$) in portable applications such as cellular telephones. The device also has an automatic power-down feature that significantly reduces power consumption when addresses are not toggling. Placing the device in standby mode reduces power consumption by more than 99 percent when deselected ($\overline{\rm CE}_1$ HIGH or CE2 LOW). The eight input and output pins (I/O0 through I/O7) are placed in a high impedance state when the device is deselected ($\overline{\rm CE}_1$ HIGH or CE2 LOW), the outputs are disabled ($\overline{\rm OE}$ HIGH), or a write operation is in progress ($\overline{\rm CE}_1$ LOW and CE2 HIGH and WE LOW).

To write to the device, take chip enable ($\overline{\text{CE}}_1$ LOW and CE_2 HIGH) and write enable ($\overline{\text{WE}}$) inputs LOW. Data on the eight I/O pins is then written into the location specified on the address pin (A_0 through A_{16}).

To read from the device, take chip enable $(\overline{CE}_1 \text{ LOW})$ and $CE_2 \text{ HIGH}$) and output enable (\overline{OE}) LOW while forcing write enable (\overline{WE}) HIGH. Under these conditions, the contents of the memory location specified by the address pins appear on the I/O pins.

Logic Block Diagram



Note

1. For best practice recommendations, refer to the Cypress application note "System Design Guidelines" at http://www.cypress.com.

Cypress Semiconductor Corporation
Document #: 38-05579 Rev. *I

198 Champion Court

San Jose, CA 95134-1709 •

408-943-2600

Revised January 6, 2011





Contents

Pin Configuration	3
Product Portfolio	
Maximum Ratings	
Operating Range	
Electrical Characteristics	
Capacitance	
Thermal Resistance	
Data Retention Characteristics	
Switching Characteristics	_
Switching Waveforms	
Truth Table	

Ordering information	9
Ordering Code Definitions	9
Package Diagrams	10
Acronyms	13
Document Conventions	13
Units of Measure	13
Document History Page	14
Sales, Solutions, and Legal Information	15
Worldwide Sales and Design Support	15
Products	15
PSoC Solutions	15



Pin Configuration

Figure 1. 32-pin STSOP [2]




Figure 2. 32-pin TSOP I [2]




Figure 3. 32-pin SOIC [2] Top View



Product Portfolio

	Ranne Voc Ranne (V)		ge V _{CC} Range (V)				Power D	issipatio	on		
Product		V _{CC} Range (V)			Speed (ns)	C	perating	I _{CC} (mA	١)	Standby	I (11A)
					()	f = 1 MHz		Iz f = f _{max}		Standby I _{SB2} (μΑ	
		Min	Typ [3]	Max		Typ ^[3]	Max	Typ [3]	Max	Typ [3]	Max
CY62128EV30LL	Industrial	2.2	3.0	3.6	45	1.3	2.0	11	16	1	4

Notes

- 2. NC pins are not connected on the die.
- 3. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.



Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested. Ambient temperature with power applied -55 °C to +125 °C Supply voltage to ground potential-0.3 V to V_{CC(max)} + 0.3 V DC voltage applied to outputs

in high Z State^[4, 5].....-0.3 V to V_{CC(max)} + 0.3 V

DC input voltage ^[4, 5]	0.3 V to $V_{CC(max)} + 0.3 V$
Output current into outputs (LOW)	20 mA
Static discharge voltage(MIL-STD-883, method 3015)	> 2001 V
Latch-up current	> 200 mA

Operating Range

Device	Range	Ambient Temperature	V _{CC^[6]}	
CY62128EV30LL	Industrial	–40 °C to +85 °C	2.2 V to 3.6 V	

Electrical Characteristics

(Over the Operating Range)

D	Description	Total Oct		45	l limit		
Parameter	Description	lest Co	Test Conditions			Max	Unit
V _{OH}	Output HIGH voltage	I _{OH} = -0.1 mA		2.0	-	_	V
		I_{OH} = -1.0 mA, V_{CC}	<u>></u> 2.70 V	2.4	_	_	V
V _{OL}	Output LOW voltage	I _{OL} = 0.1 mA		_	-	0.4	V
		I_{OL} = 2.1 mA, $V_{CC} \ge$	2.70 V	_	-	0.4	V
V _{IH}	Input HIGH voltage	V _{CC} = 2.2 V to 2.7 V		1.8	_	V _{CC} + 0.3 V	V
		V _{CC} = 2.7 V to 3.6 V		2.2	-	V _{CC} + 0.3 V	V
V _{IL}	Input LOW voltage	V _{CC} = 2.2 V to 2.7 V V _{CC} = 2.7 V to 3.6 V		-0.3	_	0.6	V
				-0.3	-	0.8	V
I _{IX}	Input leakage current	$GND \le V_1 \le V_{CC}$		-1	_	+1	μΑ
I _{OZ}	Output leakage current	GND \leq V _O \leq V _{CC} , out	put disabled	-1	-	+1	μΑ
I _{CC}	V _{CC} operating supply current	$f = f_{max} = 1/t_{RC}$	$V_{CC} = V_{CC_{max}} I_{OUT} =$	_	11	16	mA
		f = 1 MHz	0 mA CMOS levels	_	1.3	2.0	mA
I _{SB1}	Automatic CE power-down current — CMOS inputs			-	1	4	μА
I _{SB2} ^[8]	Automatic CE power-down current — CMOS inputs	$\overline{CE}_1 \ge V_{CC} - 0.2 \text{ V, } 0$ $V_{IN} \ge V_{CC} - 0.2 \text{ V or } 0$ $V_{IN} \ge V_{CC} = 3.60 \text{ V}$		_	1	4	μA

- 4. V_{IL(min)} = -2.0 V for pulse durations less than 20 ns.
 5. V_{IH(max)} = V_{CC} + 0.75 V for pulse durations less than 20 ns.
 6. Full device AC operation assumes a 100 μs ramp time from 0 to V_{CC}(min) and 200 μs wait time after V_{CC} stabilization.
- Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.
 Chip enables (CE₁ and CE₂) must be at CMOS level to meet the I_{SB2} / I_{CCDR} spec. Other inputs can be left floating.




Capacitance

Parameter ^[9]	Description	Test Conditions	Max	Unit
C _{IN}	Input capacitance	T _A = 25 °C, f = 1 MHz,	10	pF
C _{OUT}	Output capacitance	$V_{CC} = V_{CC(typ)}$	10	pF

Thermal Resistance

Parameter ^[9]	Description	Test Conditions	TSOP I	SOIC	STSOP	Unit
U/A	Thermal resistance (junction to ambient)	Still air, soldered on a 3 x 4.5 inch, two-layer printed circuit board	33.01	48.67	32.56	°C/W
Θ _{JC}	Thermal resistance (junction to case)		3.42	25.86	3.59	°C/W

Figure 4. AC Test Loads and Waveforms



Parameters	2.50V	3.0V	Unit
R1	16667	1103	Ω
R2	15385	1554	Ω
R _{TH}	8000	645	Ω
V_{TH}	1.20	1.75	V


Data Retention Characteristics

(Over the Operating Range)

Parameter	Description	Conditions			Typ [10]	Max	Unit
V_{DR}	V _{CC} for data retention			1.5	-	-	V
I _{CCDR} ^[11]	Data retention current	$\frac{V_{CC}}{CE_1} = 1.5 \text{ V},$ $\frac{V_{CC}}{CE_1} \ge V_{CC} - 0.2 \text{ V or } CE_2 \le 0.2 \text{ V},$ $\frac{V_{IN}}{V_{IN}} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V}$	Industrial	-	-	3	μА
t _{CDR} ^[9]	Chip deselect to data retention time			0	_	-	ns
t _R ^[12]	Operation recovery time			45	_	ı	ns

- 9. Tested initially and after any design or process changes that may affect these parameters.
 10. Typical values <u>are</u> included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.
 11. Chip enables (CE₁ and CE₂) must be at CMOS level to meet the I_{SB2} / I_{CCDR} spec. Other inputs can be left floating.
 12. Full device AC operation requires linear V_{CC} ramp from V_{DR} to V_{CC(min)} ≥ 100 μs or stable at V_{CC(min)} ≥ 100 μs.





Switching Characteristics

(Over the Operating Range)[13, 14]

B	5	45 ns (In	dustrial)	
Parameter	Description	Min	Max	Unit
Read Cycle	·			
t _{RC}	Read cycle time	45	_	ns
t _{AA}	Address to data valid	_	45	ns
t _{OHA}	Data hold from address change	10	_	ns
t _{ACE}	CE LOW to data valid	-	45	ns
t _{DOE}	OE LOW to data valid	-	22	ns
t _{LZOE}	OE LOW to low Z ^[15]	5	-	ns
t _{HZOE}	OE HIGH to high Z ^[15, 16]	-	18	ns
t _{LZCE}	CE LOW to low Z ^[15]	10	_	ns
t _{HZCE}	CE HIGH to high Z ^[15, 16]	_	18	ns
t _{PU}	CE LOW to power-up	0	-	ns
t _{PD}	CE HIGH to power-down	_	45	ns
Write Cycle ^[17]	·			
t _{WC}	Write cycle time	45	_	ns
t _{SCE}	CE LOW to write end	35	-	ns
t _{AW}	Address setup to write end	35	-	ns
t _{HA}	Address hold from write end	0	_	ns
t _{SA}	Address setup to write start	0	-	ns
t _{PWE}	WE pulse width	35	_	ns
t _{SD}	Data setup to write end	25	_	ns
t _{HD}	Data hold from write end	0	-	ns
t _{HZWE}	WE LOW to high Z ^[15, 16]		18	ns
t _{LZWE}	WE HIGH to low Z ^[15]	10	_	ns

^{13.} \overline{CE} is the logical combination of \overline{CE}_1 and CE_2 . When \overline{CE}_1 is LOW and CE_2 is HIGH, \overline{CE} is LOW; when \overline{CE}_1 is HIGH or CE_2 is LOW, \overline{CE} is HIGH.

14. Test Conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns or less (1 V/ns), timing reference levels of $V_{CC(typ)}/2$, input pulse levels of 0 to $V_{CC(typ)}$, and output loading of the specified $V_{CL(typ)}/2$, as shown in the "AC Test Loads and Waveforms" on page 5.

15. At any given temperature and voltage condition, $V_{CC(typ)}/2$, input $V_{CC(typ)}/2$,



Switching Waveforms

Figure 6. Read Cycle 1 Address transition controlled [19, 20]




Figure 7. Read Cycle No. 2 OE controlled [20, 21, 22]





Figure 8. Write Cycle No. 1 WE controlled [18, 21, 23, 24]



Notes

- 18. The internal write time of the memory is defined by the overlap of WE, $\overline{CE} = V_{|L}$. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates the write.

 19. The device is continuously selected. \overline{OE} , $\overline{CE}_1 = V_{|L}$, $\overline{CE}_2 = V_{|H}$.
- 20. WE is HIGH for read cycle.
- 21. \overline{CE} is the logical combination of \overline{CE}_1 and \overline{CE}_2 . When \overline{CE}_1 is LOW and \overline{CE}_2 is HIGH, \overline{CE} is LOW; when \overline{CE}_1 is HIGH or \overline{CE}_2 is LOW, \overline{CE} is HIGH. 22. Address valid before or similar to \overline{CE}_1 transition LOW and \overline{CE}_2 transition HIGH. 23. Data I/O is high impedance if $\overline{OE} = V_{IH}$.

- 24. If $\overline{\text{CE}}_1$ goes $\overline{\text{HIGH}}$ or $\overline{\text{CE}}_2$ goes LOW simultaneously with $\overline{\text{WE}}$ HIGH, the output remains in high impedance state.
- 25. During this period, the I/Os are in output state. Do not apply input signals.



Switching Waveforms (continued)

Figure 9. Write Cycle No. 2 CE1 or CE2 controlled [26, 27, 28, 29]





Figure 10. Write Cycle No. 3 WE controlled, OE LOW [26, 29]



Truth Table

CE ₁	CE ₂	WE	OE	Inputs/Outputs	Mode	Power
Н	X ^[31]	Х	Х	High Z	Deselect/power-down	Standby (I _{SB})
X ^[31]	L	Х	Х	High Z	Deselect/power-down	Standby (I _{SB})
L	Н	Н	L	Data out	Read	Active (I _{CC})
L	Н	L	Х	Data in	Write	Active (I _{CC})
L	Н	Н	Н	High Z	Selected, outputs disabled	Active (I _{CC})

- 26. CE is the logical combination of $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$. When $\overline{\text{CE}}_1$ is LOW and $\overline{\text{CE}}_2$ is HIGH, $\overline{\text{CE}}$ is LOW; when $\overline{\text{CE}}_1$ is HIGH or $\overline{\text{CE}}_2$ is LOW, $\overline{\text{CE}}$ is HIGH.

 27. The internal write time of the memory is defined by the overlap of $\overline{\text{WE}}$, $\overline{\text{CE}} = \text{V}_{\parallel}$. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates the write.

 28. Data I/O is high impedance if $\overline{\text{OE}} = \text{V}_{\parallel}$.

- 29. If CE₁ goes HIGH or CE₂ goes LOW simultaneously with WE HIGH, the output remains in high impedance state.
 30. During this period, the I/Os are in output state. Do not apply input signals.
 31. The 'X' (Don't care) state for the Chip enables in the truth table refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted.

Document #: 38-05579 Rev. *I




Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
45	CY62128EV30LL-45SXI	51-85081	32-pin 450-Mil SOIC (Pb-free)	Industrial
	CY62128EV30LL-45ZXI	51-85056	32-pin TSOP Type I (Pb-free)	
	CY62128EV30LL-45ZAXI	51-85094	32-pin STSOP (Pb-free)	

Contact your local Cypress sales representative for availability of these parts.


Ordering Code Definitions





Package Diagrams


Figure 11. 32-pin (450 Mil) Molded SOIC, 51-85081





Package Diagrams (continued)


Figure 12. 32-pin Thin Small Outline Package Type I (8 x 20 mm), 51-85056





Package Diagrams (continued)

Figure 13. 32-pin Shrunk Thin Small Outline Package (8 x 13.4 mm), 51-85094





Acronyms

Acronym	Description		
CMOS	complementary metal oxide semiconductor		
CE	chip enable		
I/O	input/output		
ŌĒ	output enable		
SRAM	static random access memory		
TSOP	thin small outline package		
STSOP	shrunk thin small outline package		
SOIC	small outline integrated circuit		
WE	write enable		

Document Conventions

Units of Measure

Symbol	Unit of Measure			
MHz	Mega Hertz			
ns	nano seconds			
V	volts			
μA	micro amperes			
mA	milli amperes			
pF	pico Farad			
°C	degree Celsius			
W	watts			



Document History Page

Document Title: CY62128EV30 MoBL [®] 1-Mbit (128 K × 8) Static RAM Document Number: 38-05579						
Rev.	ECN No.	Submission Date	Orig. of Change	Description of Change		
**	285473	See ECN	PCI	New Data Sheet		
*A	461631	See ECN	NXR	Converted from Preliminary to Final Removed 35 ns Speed Bin Removed "L" version of CY62128EV30 Removed Reverse TSOP I package from Product offering. Changed $I_{CC\ (Typ)}$ from 8 mA to 11 mA and $I_{CC\ (Max)}$ from 12 mA to 16 mA for $f=f_{max}$ Changed $I_{CC\ (max)}$ from 1.5 mA to 2.0 mA for $f=1$ MHz Changed $I_{SB2\ (max)}$ from 1 μ A to 4 μ A Changed $I_{SB2\ (max)}$ from 0.5 μ A to 1 μ A Changed $I_{CDR\ (max)}$ from 1 μ A to 3 μ A Changed the AC Test load Capacitance value from 50 pF to 30 pF Changed I_{LZCE} from 3 to 5 ns Changed I_{LZCE} from 6 to 10 ns Changed I_{RCC} from 30 to 35 ns Changed I_{RCC} from 30 to 35 ns Changed I_{RCC} from 22 to 25 ns Changed I_{LZWE} from 6 to 10 ns Updated the Ordering Information table.		
*B	464721	See ECN	NXR	Updated the Block Diagram on page # 1		
*C	1024520	See ECN	VKN	Added final Automotive-A and Automotive-E information Added footnote #9 related to I _{SB2} and I _{CCDR} Updated Ordering Information table		
*D	2257446	See ECN	NXR	Changed the Maximum rating of Ambient Temperature with Power Applied fron 55°C to +125°C to +125°C.		
*E	2702841	05/06/2009	VKN/PYRS	Added -45SXA part in the Ordering Information table Corrected "t _{PD} " spec description in the "Switching Characteristics" table.		
*F	2781490	10/08/2009	VKN	Included "CY62128EV30LL-45ZAXA" part in the Ordering Information table		
*G	2934428	06/03/10	VKN	Added footnote #21 related to chip enable Updated package diagrams Updated template		
*H	3026548	09/12/2010	AJU	Updated Pin Configuration Added Ordering Code Definitions Added Acronyms and Units of Measure Minor edits		
*	3115909	01/06/2011	RAME	Separated Automotive and Industrial parts from this datasheet. Removed Automotive info completely		



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive cypress.com/go/automotive Clocks & Buffers cypress.com/go/clocks Interface cypress.com/go/interface cypress.com/go/powerpsoc

cypress.com/go/plc
Memory cypress.com/go/memory
Optical & Image Sensing cypress.com/go/image
PSoC cypress.com/go/psoc
Touch Sensing cypress.com/go/touch
USB Controllers cypress.com/go/USB
Wireless/RF cypress.com/go/wireless

PSoC Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2004-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document #: 38-05579 Rev. *I

Revised January 6, 2011

Page 15 of 15

All products and company names mentioned in this document may be the trademarks of their respective holders.