

Technical Note

512Mb Mobile DDR: 95nm to 78nm Product Transition Guide

Introduction

This document describes critical product differences associated with the 512Mb Mobile (LP) DDR SDRAM product as it transitions from 95nm process technology to 78nm process technology. Micron makes every effort to ensure that new replacement products have full functional compatibility with previous products. This is accomplished through design, ATE characterization, and target system validation when possible. It is therefore unlikely that a system that has been designed with a Micron LP DDR SDRAM product will have any problems with a Micron replacement product. Micron does recommend, however, that the target system design be fully evaluated with the final version of the new product prior to conversion.

Part Number Transition

Examples of replacement part numbers are shown in Table 1. These numbers are reflected in the data sheet for the replacement product.

Table 1: Part Number Replacement Examples


95nm Part Number	78nm Part Number
MT46H16M32LFCM-6	MT46H16M32LFCM-6:B
MT46H16M32LFCM-6 IT	MT46H16M32LFCM-6 IT:B
MT46H16M32LFCM-75	MT46H16M32LFCM-6:B
MT46H16M32LFCM-75 IT	MT46H16M32LFCM-6 IT:B
MT46H32M16LFCK-6	MT46H32M16LFBF-6:B
MT46H32M16LFCK-6 IT	MT46H32M16LFBF-6 IT:B
MT46H32M16LFCK-75	MT46H32M16LFBF-6:B
MT46H32M16LFCK-75 IT	MT46H32M16LFBF-6 IT:B

Status Read Register for 78nm Product

The status read register (SRR) has been added to the 78nm product. It is used to read the manufacturer ID, revision ID, refresh multiplier, width, type, and density of the Mobile SDRAM, as shown in Figure 1 on page 2. The information made available from this read-only register can assist the component package manufacturer. It can also be useful for product operation in the target application. The SRR is read via the LOAD MODE REGISTER command with BA0 = 1 and BA1 = 0. Consult the 78nm product data sheet for a full description of the SRR operation.



Figure 1: Status Read Register



AC Timing and DC Specification Differences

The 78nm product supports the same speed grades as the 95nm product and will meet or exceed all timing parameters. The 78nm product also meets or exceeds all JEDEC-standard LP DDR I/O level parameters as does the 95nm product.

Some DC specifications may vary between the 95nm and 78nm products. Consult the product data sheets for specific values.




Package Differences

The 95nm, x16 and x32 products use SAC305 package solder ball composition, as shown in Figure 2.

Both the x16 (60-ball) and the x32 (90-ball) packages for the 78nm product use SAC105 solder ball composition. This aligns with the industry trend toward SAC105 composition for enhanced drop test performance. The surface mount conditions for SAC105 are the same as for SAC305.

In addition, the 78nm, x16 product offers a smaller, 8mm x 9mm package outline to conserve application board space, as shown in Figure 3 on page 4. The ball assignments for both 78nm packages are JEDEC compliant.


Figure 2: Previous 95nm, x16, 10mm x 11mm, 60-ball VFBGA



Notes: 1. Dimensions are in millimeters.



Figure 3: New 78nm, x16, 8 x 9mm, 60-ball VFBGA



Notes: 1. Dimensions are in millimeters.

Die Bond Pad Order Changes

The 78nm, JEDEC-standard bond pad order is noticeably different from the 95nm bond pad order. An example of the differences for the x16 double-sided configuration is shown in Table 2 on page 5.

The JEDEC pad ordering guidelines do not specify exact placement requirements. Therefore, they do not guarantee bonding compatibility among vendors. Compatibility can be verified by direct comparison of die data sheet bond pad information.



Table 2: Bond Pad Order Comparison¹

95nm.	Doub	le-Sided	x16

7311111, DOU	bie-sided x io
Vdd	Vdd
Vss	Vss
VDD	TQ
Vss	VDDQ
VDD	VssQ
BOND OPT	VDDQ
Vss	VssQ
CS#	VDD
A0	Vss
A1	DQ15
A2	DQ14
A3	VDDQ
A4	VssQ
A5	DQ13
A6	DQ13
CKE	DQ12
CAS#	DQ10
RAS#	VDDQ
VDD	VssQ
VSS	DQ9
BA1	DQ8
BA0	UDQS
WE#	UDM
A7	VDD
A8	BOND_OPT
A9	Vss
A10	Vss
A11	CK#
A12	CK
Vss	VDD
VDD	Vss
Vss	CK#
VDD	CK
High-Z	VDD
Vss	Vss
Vdd	Vdd
	LDM
	LDQS
	DQ7
	DQ6
	DQ5
	DQ4
	DQ3
	DQ2
	DQ1
	DQ0
	Vss
	VDD
	VssQ
	VDDQ
	VssQ
	VDDQ
	TEST
	High-Z
	Vcc

78nm, Double-Sided x16

78nm, Dou	78nm, Double-Sided x16		
Vss	Vss		
VDD	VDD		
TEST	TQ		
High-Z	VDDQ		
Vss	VssQ		
BOND OPT	VssQ		
VDD	VDDQ		
A4	VDDQ		
A5	VssQ		
A6	DQ15		
A7	DQ14		
A8	DQ13		
A9	DQ12		
A11	VssQ		
A12	VDDQ		
VDD	DQ11		
Vss	DQ10		
CKE	DQ10		
WE#	DQ9		
CAS#	VDDQ		
RAS#	VssQ		
CS#	UDQS		
BA1	UDM		
BA0	Vss		
A10/AP	VDD		
A0	CK		
A1	CK#		
A2	VDD		
A3	Vss		
VDD	LDM		
Vss	LDQS		
VDD	VssQ		
Vss	VDDQ		
	DQ7		
	DQ6		
	DQ5		
	DQ4		
	VDDQ		
	VssQ		
	DQ3		
	DQ2		
	DQ1		
	DQ0		
	VssQ		
	VDDQ		
	VDDQ		
	VssQ		
	VssQ		
	VDDQ		
	VDD		
	Vss		

Notes: 1. Blue cells indicate bond pad order differences.

For high-speed applications that use the single-sided configuration, special bonding recommendations are provided in the part-specific die data sheet.



Summary

Micron periodically offers product performance improvements through process node migration. This is the case with the product transition from 95nm to 78nm. Designers should consult product data sheets for detailed information on product differences before proceeding with product transitions.



8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900 prodmktg@micron.com www.micron.com Customer Comment Line: 800-932-4992 Micron, the M logo, and the Micron logo are trademarks of Micron Technology, Inc. All other trademarks are the property of their respective owners.