Features

- Fast Read Access Time 120 ns
- Automatic Page Write Operation
 - Internal Address and Data Latches for 128 Bytes
 - Internal Control Timer
- Fast Write Cycle Time
 - Page Write Cycle Time 10 ms Maximum
 - 1 to 128-byte Page Write Operation
- Low Power Dissipation
 - 40 mA Active Current
 - 200 µA CMOS Standby Current
- <u>Hardware and Software Data Protection</u>
- DATA Polling for End of Write Detection
- High Reliability CMOS Technology
 - Endurance: 10⁴ or 10⁵ Cycles
 - Data Retention: 10 Years
- Single 5V \pm 10% Supply
- CMOS and TTL Compatible Inputs and Outputs
- JEDEC Approved Byte-wide Pinout
- Commercial and Industrial Temperature Ranges

Description

The AT28C010 is a high-performance electrically-erasable and programmable readonly memory. Its 1 megabit of memory is organized as 131,072 words by 8 bits. Manufactured with Atmel's advanced nonvolatile CMOS technology, the device offers access times to 120 ns with power dissipation of just 220 mW. When the device is deselected, the CMOS standby current is less than 200 μ A. *(continued)*

Pin Configurations

Pin Name	Function	Top View
A0 - A16	Addresses	
CE	Chip Enable	$\begin{array}{c c} & & & & & & & \\ A9 & 2 \\ A9 & 2 \\ A8 & 3 \\ A8 & $
OE	Output Enable	A13 4 29 1/07 A14 5 28 1/06 NC 6 27 1/05
WE	Write Enable	WE 7 26 1/04 VCC 8 25 1/03
I/O0 - I/O7	Data Inputs/Outputs	NC 9 24 GND A16 10 23 1/02
NC	No Connect	A15 11 22 1/01 A12 12 21 1/00
DC	Don't Connect	A7 13 20 A0 A6 14 19 A1 A5 15 18 A2
A16 2 31 A15 3 33 A15 3 34 A15 3 34 A15 3 34 A15 3 35 A7 5 22 A6 6 27 A5 7 26 A3 9 24 A3 9 24 A2 10 22 A1 11 22 A0 12 24 A0 12 24 A0 12 24 A1 11 22 A0 12 24 A0 12 14 I/O1 14 15	V Ti 2 VCC 1 WE 2 WE 3 A1 4 A6 5 A1 4 A6 5 A1 4 A6 5 A1 4 A9 4 A1 4 DE 4 A1 4 DE 4 A1 4 DE 5 DE 4 DE 5 DE 4 <th>A4 16 () PLCC pp View 28 9 12 2 17 1 A3 PLCC po View 29 0 12 2 17 1 A3 PLCC 29 0 12 2 17 1 A3 29 0 14 2 14 0 2 23 0 A14 28 0 A13 27 0 A8 26 A9 25 0 A11 24 0 0 E 23 0 A10 22 0 CE 23 0 A10 27 0 CE 27 0 CE 28 0 CE 27 0 CE 28 0 CE 2 0</th>	A4 16 () PLCC pp View 28 9 12 2 17 1 A3 PLCC po View 29 0 12 2 17 1 A3 PLCC 29 0 12 2 17 1 A3 29 0 14 2 14 0 2 23 0 A14 28 0 A13 27 0 A8 26 A9 25 0 A11 24 0 0 E 23 0 A10 22 0 CE 23 0 A10 27 0 CE 27 0 CE 28 0 CE 27 0 CE 28 0 CE 2 0



1-megabit (128K x 8) Paged Parallel EEPROM


AT28C010 Commercial / Industrial

Rev. 0353E-06/99



The AT28C010 is accessed like a Static RAM for the read or write cycle without the need for external components. The device contains a 128-byte page register to allow writing of up to 128 bytes simultaneously. During a write cycle, the address and 1 to 128 bytes of data are internally latched, freeing the address and data bus for other operations. Following the initiation of a write cycle, the device will automatically write the latched data using an internal control timer. The end of a write cycle can be detected by DATA POLLING of I/O₇. Once the end of a write cycle has been detected a new access for a read or write can begin. Atmel's 28C010 has additional features to ensure high quality and manufacturability. The device utilizes internal error correction for extended endurance and improved data retention characteristics. An optional software data protection mechanism is available to guard against inadvertent writes. The device also includes an extra 128 bytes of EEPROM for device identification or tracking.

Block Diagram



Absolute Maximum Ratings*

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
All Input Voltages (including NC Pins) with Respect to Ground0.6V to +6.25V
All Output Voltages with Respect to Ground0.6V to V_{CC} + 0.6V
Voltage on $\overline{\text{OE}}$ and A9 with Respect to Ground0.6V to +13.5V

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability

AT28C010 Com/Ind

Device Operation

READ: The AT28C010 is accessed like a Static RAM. When CE and OE are low and WE is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state when either CE or OE is high. This dualline control gives designers flexibility in preventing bus contention in their system.

BYTE WRITE: A low pulse on the $\overline{\text{WE}}$ or $\overline{\text{CE}}$ input with $\overline{\text{CE}}$ or $\overline{\text{WE}}$ low (respectively) and $\overline{\text{OE}}$ high initiates a write cycle. The address is latched on the falling edge of $\overline{\text{CE}}$ or $\overline{\text{WE}}$, whichever occurs last. The data is latched by the first rising edge of $\overline{\text{CE}}$ or $\overline{\text{WE}}$. Once a byte write has been started it will automatically time itself to completion. Once a programming operation has been initiated and for the duration of t_{WC} , a read operation will effectively be a polling operation.

PAGE WRITE: The page write operation of the AT28C010 allows 1 to 128 bytes of data to be written into the device during a single internal programming period. A page write operation is initiated in the same manner as a byte write; the first byte written can then be followed by 1 to 127 additional bytes. Each successive byte must be written within 150 μ s (t_{BLC}) of the previous byte. If the t_{BLC} limit is exceeded the AT28C010 will cease accepting data and commence the internal programming operation. All bytes during a page write operation must reside on the same page as defined by the state of the A7 - A16 inputs. For each WE high to low transition during the page write operation, A7 - A16 must be the same.

The A0 to A6 inputs are used to specify which bytes within the page are to be written. The bytes may be loaded in any order and may be altered within the same load period. Only bytes which are specified for writing will be written; unnecessary cycling of other bytes within the page does not occur.

DATA POLLING: The AT28C010 features DATA Polling to indicate the end of a write cycle. During a byte or page write cycle an attempted read of the last byte written will result in the complement of the written data to be presented on I/O_7 . Once the write cycle has been completed, true data is valid on all outputs, and the next write cycle may begin. DATA Polling may begin at anytime during the write cycle.

TOGGLE BIT: In addition to DATA Polling the AT28C010 provides another method for determining the end of a write cycle. During the write operation, successive attempts to read data from the device will result in I/O_6 toggling between one and zero. Once the write has completed, I/O_6 will stop toggling and valid data will be read. Reading the toggle bit may begin at any time during the write cycle.

DATA PROTECTION: If precautions are not taken, inadvertent writes may occur during transitions of the host sys-

tem power supply. Atmel has incorporated both hardware and software features that will protect the memory against inadvertent writes.

HARDWARE PROTECTION: Hardware features protect against inadvertent writes to the AT28C010 in the following ways: (a) V_{CC} sense—if V_{CC} is below 3.8V (typical) the write function is inhibited; (b) V_{CC} power-on delay—once V_{CC} has reached 3.8V the device will automatically time out 5 ms (typical) before allowing a write; (c) write inhibit—holding any one of OE low, CE high or WE high inhibits write cycles; and (d) noise filter—pulses of less than 15 ns (typical) on the WE or CE inputs will not initiate a write cycle.

SOFTWARE DATA PROTECTION: A software controlled data protection feature has been implemented on the AT28C010. When enabled, the software data protection (SDP), will prevent inadvertent writes. The SDP feature may be enabled or disabled by the user; the AT28C010 is shipped from Atmel with SDP disabled.

SDP is enabled by the host system issuing a series of three write commands; three specific bytes of data are written to three specific addresses (refer to Software Data Protection Algorithm). After writing the 3-byte command sequence and after t_{WC} the entire AT28C010 will be protected against inadvertent write operations. It should be noted, that once protected the host may still perform a byte or page write to the AT28C010. This is done by preceding the data to be written by the same 3-byte command sequence used to enable SDP.

Once set, SDP will remain active unless the disable command sequence is issued. Power transitions do not disable SDP and SDP will protect the AT28C010 during power-up and power-down conditions. All command sequences must conform to the page write timing specifications. The data in the enable and disable command sequences is not written to the device and the memory addresses used in the sequence may be written with data in either a byte or page write operation.

After setting SDP, any attempt to write to the device without the 3-byte command sequence will start the internal write timers. No data will be written to the device; however, for the duration of t_{WC} , read operations will effectively be polling operations.

DEVICE IDENTIFICATION: An extra 128 bytes of EEPROM memory are available to the user for device identification. By raising A9 to $12V \pm 0.5V$ and using address locations 1FF80H to 1FFFFH the bytes may be written to or read from in the same manner as the regular memory array.

OPTIONAL CHIP ERASE MODE: The entire device can be erased using a 6-byte software code. Please see Software Chip Erase application note for details.





DC and AC Operating Range

		AT28C010-12	AT28C010-15	AT28C010-20
Operating	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C
Temperature (Case)	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C
V _{CC} Power Supply		$5V\pm10\%$	5V ± 10%	5V ± 10%

Operating Modes

Mode	CE	OE	WE	I/O
Read	V _{IL}	V _{IL}	V _{IH}	D _{OUT}
Write ⁽²⁾	V _{IL}	V _{IH}	V _{IL}	D _{IN}
Standby/Write Inhibit	V _{IH}	X ⁽¹⁾	Х	High Z
Write Inhibit	X	Х	V _{IH}	
Write Inhibit	X	V _{IL}	Х	
Output Disable	X	V _{IH}	Х	High Z

Notes: 1. X can be V_{IL} or V_{IH} .

2. Refer to AC Programming Waveforms.

DC Characteristics


Symbol	Parameter	Condition	Min	Max	Units	
ILI	Input Load Current	$V_{IN} = 0V$ to $V_{CC} + 1V$		10	μΑ	
I _{LO}	Output Leakage Current	$V_{I/O} = 0V$ to V_{CC}		10	μΑ	
I _{SB1}	V _{CC} Standby Current CMOS	$\overline{\text{CE}} = \text{V}_{\text{CC}} - 0.3\text{V} \text{ to } \text{V}_{\text{CC}} + 1\text{V}$		200	μΑ	
I _{SB2}	V _{CC} Standby Current TTL	$\overline{CE} = 2.0V$ to $V_{CC} + 1V$		3	mA	
I _{cc}	V _{CC} Active Current	f = 5 MHz; I _{OUT} = 0 mA		40	mA	
V _{IL}	Input Low Voltage			0.8	V	
V _{IH}	Input High Voltage		2.0		V	
V _{OL}	Output Low Voltage	I _{OL} = 2.1 mA		0.45	V	
V _{OH1}	Output High Voltage	I _{OH} = -400 μA	2.4		V	
V _{OH2}	Output High Voltage CMOS	I _{OH} = -100 μA; V _{CC} = 4.5V	4.2		V	

AT28C010 Com/Ind

AC Read Characteristics


		AT28C010-12		AT28C010-15		AT28C010-20		
Symbol	Parameter	Min	Max	Min	Max	Min	Мах	Units
t _{ACC}	Address to Output Delay		120		150		200	ns
$t_{CE}^{(1)}$	CE to Output Delay		120		150		200	ns
$t_{OE}^{(2)}$	OE to Output Delay	0	50	0	55	0	55	ns
$t_{DF}^{(3)(4)}$	CE or OE to Output Float	0	50	0	55	0	55	ns
t _{OH}	Output Hold from \overline{OE} , \overline{CE} or Address, whichever occurred first	0		0		0		ns

AC Read Waveforms⁽¹⁾⁽²⁾⁽³⁾⁽⁴⁾




- Notes: 1. \overline{CE} may be delayed up to t_{ACC} t_{CE} after the address transition without impact on t_{ACC} .
 - 2. \overline{OE} may be delayed up to $t_{CE} t_{OE}$ after the falling edge of \overline{CE} without impact on t_{CE} or by $t_{ACC} t_{OE}$ after an address change without impact on t_{ACC} .
 - 3. t_{DF} is specified from \overline{OE} or \overline{CE} whichever occurs first (C_L = 5 pF).
 - 4. This parameter is characterized and is not 100% tested.

Input Test Waveforms and Measurement Level



Output Test Load



Pin Capacitance

 $f = 1 \text{ MHz}, T = 25^{\circ}C^{(1)}$

Symbol	Тур	Мах	Units	Conditions
C _{IN}	4	10	pF	$V_{IN} = 0V$
C _{OUT}	8	12	pF	$V_{OUT} = 0V$

Note: 1. This parameter is characterized and is not 100% tested.






AC Write Characteristics


Symbol	Parameter	Min	Max	Units
t_{AS}, t_{OES}	Address, OE Set-up Time	0		ns
t _{AH}	Address Hold Time	50		ns
t _{CS}	Chip Select Set-up Time	0		ns
t _{CH}	Chip Select Hold Time	0		ns
t _{WP}	Write Pulse Width (\overline{WE} or \overline{CE})	100		ns
t _{DS}	Data Set-up Time	50		ns
t _{DH} , t _{OEH}	Data, OE Hold Time	0		ns

AC Write Waveforms

WE Controlled



CE Controlled




AT28C010 Com/Ind

Page Mode Characteristics


Symbol	Parameter	Min	Max	Units
t _{WC}	Write Cycle Time		10	ms
t _{AS}	Address Set-up Time	0		ns
t _{AH}	Address Hold Time	50		ns
t _{DS}	Data Set-up Time	50		ns
t _{DH}	Data Hold Time	0		ns
t _{WP}	Write Pulse Width	100		ns
t _{BLC}	Byte Load Cycle Time		150	μs
t _{WPH}	Write Pulse Width High	50		ns

Page Mode Write Waveforms⁽¹⁾⁽²⁾



- Notes: 1. A7 through A16 must specify the same page address during each high to low transition of \overline{WE} (or \overline{CE}).
 - 2. $\overline{\text{OE}}$ must be high only when $\overline{\text{WE}}$ and $\overline{\text{CE}}$ are both low.

Chip Erase Waveforms






Software Data Protection

LOAD LAST BYTE

то LAST ADDRESS


Software Data Protection Enable Algorithm⁽¹⁾



- 3. Write Protect state will be deactivated at end of write period even if no other data is loaded.
- 4. 1 to 128 bytes of data are loaded.

1.

Software Protected Write Cycle Waveforms⁽¹⁾⁽²⁾⁽³⁾



- Notes: 1. A0 through A14 must conform to the addressing sequence for the first 3 bytes as shown above.
 - 2. After the command sequence has been issued and a page write operation follows, the page address inputs (A7 A16) must be the same for each high to low transition of \overline{WE} (or \overline{CE}).
 - 3. \overline{OE} must be high only when \overline{WE} and \overline{CE} are both low.

AT28C010 Com/Ind


Data Polling Characteristics⁽¹⁾

Symbol	Parameter	Min	Тур	Мах	Units
t _{DH}	Data Hold Time	10			ns
t _{OEH}	OE Hold Time	10			ns
t _{OE}	OE to Output Delay ⁽²⁾				ns
t _{WR}	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See AC Read Characteristics.

Data Polling Waveforms




Toggle Bit Characteristics⁽¹⁾

Symbol	Parameter	Min	Тур	Max	Units
t _{DH}	Data Hold Time	10			ns
t _{OEH}	OE Hold Time	10			ns
t _{OE}	OE to Output Delay ⁽²⁾				ns
t _{OEHP}	OE High Pulse	150			ns
t _{WR}	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See AC Read Characteristics.

Toggle Bit Waveforms



Notes: 1. Toggling either \overline{OE} or \overline{CE} or both \overline{OE} and \overline{CE} will operate toggle bit.

- 2. Beginning and ending state of I/O6 will vary.
- 3. Any address location may be used but the address should not vary.





Ordering Information⁽¹⁾

t _{ACC}	I _{cc} ((mA)			
(ns)	Active	Standby	Ordering Code	Package	Operation Range
120	40	0.2	AT28C010(E)-12JC	32J	Commercial
			AT28C010(E)-12PC	32P6	(0° to 70°C)
			AT28C010(E)-12TC	32T	
	40	0.2	AT28C010(E)-12JI	32J	Industrial
			AT28C010(E)-12PI	32P6	(-40° to 85°C)
			AT28C010(E)-12TI	32T	
150	40	0.2	AT28C010(E)-15JC	32J	Commercial
			AT28C010(E)-15PC	32P6	(0° to 70°C)
			AT28C010(E)-15TC	32T	
	40	0.2	AT28C010(E)-15JI	32J	Industrial
			AT28C010(E)-15PI	32P6	(-40° to 85°C)
			AT28C010(E)-15TI	32T	
200	40	0.2	AT28C010(E)-20JC	32J	Commercial
			AT28C010(E)-20PC	32P6	(0° to 70°C)
			AT28C010(E)-20TC	32T	
	40	0.2	AT28C010(E)-20JI	32J	Industrial
			AT28C010(E)-20PI	32P6	(-40° to 85°C)
			AT28C010(E)-20TI	32T	

Note: 1. See Valid Part Number table below.

Package Type	
32J	32-lead, Plastic J-leaded Chip Carrier (PLCC)
32P6	32-lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)
32T	32-lead, Plastic Thin Small Outline Package (TSOP)
w	Die
Options	
Blank	Standard Device: Endurance = 10K Write Cycles; Write Time = 10 ms
E	High-endurance Option: Endurance = 100K Write Cycles

10 AT28C010 Com/Ind

Valid Part Numbers

Device Numbers Package and Temperature Combinations Speed AT28C010 12 JC, JI, PC, PI, TC, TI AT28C010E 12 JC, JI, PC, PI, TC, TI AT28C010 15 JC, JI, PC, PI, TC, TI AT28C010E 15 JC, JI, PC, PI, TC, TI AT28C010 20 JC, JI, PC, PI, TC, TI AT28C010E 20 JC, JI, PC, PI, TC, TI AT28C010 -W

The following table lists standard Atmel products that can be ordered.


Die Products

Reference Section: Parallel EEPROM Die Products





Packaging Information



AT28C010 Com/Ind



Atmel Headquarters

Corporate Headquarters 2325 Orchard Parkway San Jose, CA 95131 TEL (408) 441-0311 FAX (408) 487-2600

Europe

Atmel U.K., Ltd. Coliseum Business Centre Riverside Way Camberley, Surrey GU15 3YL England TEL (44) 1276-686-677 FAX (44) 1276-686-697

Asia

Atmel Asia, Ltd. Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimhatsui East Kowloon Hong Kong TEL (852) 2721-9778 FAX (852) 2722-1369

Japan

Átmel Japan K.K. 9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan TEL (81) 3-3523-3551 FAX (81) 3-3523-7581

Atmel Operations

Atmel Colorado Springs 1150 E. Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL (719) 576-3300 FAX (719) 540-1759

Atmel Rousset Zone Industrielle 13106 Rousset Cedex France TEL (33) 4-4253-6000 FAX (33) 4-4253-6001

> *Fax-on-Demand* North America: 1-(800) 292-8635 International: 1-(408) 441-0732

e-mail literature@atmel.com

Web Site http://www.atmel.com

BBS 1-(408) 436-4309

© Atmel Corporation 1999.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

Marks bearing [®] and/or [™] are registered trademarks and trademarks of Atmel Corporation.

Terms and product names in this document may be trademarks of others.



Printed on recycled paper. 0353E–06/99/xM