

---

## Features

- Single Voltage Operation
  - 5V Read
  - 5V Reprogramming
- Fast Read Access Time – 55 ns
- Internal Program Control and Timer
- 8K Bytes Boot Block With Lockout
- Fast Erase Cycle Time – 10 Seconds
- Byte-by-byte Programming – 10  $\mu$ s/Byte
- Hardware Data Protection
- $\overline{\text{DATA}}$  Polling For End of Program Detection
- Low Power Dissipation
  - 30 mA Active Current
  - 100  $\mu$ A CMOS Standby Current
- Typical 10,000 Write Cycles
- Green (Pb/Halide-free) Packaging Option

## 1. Description

The AT49F512 is a 5-volt-only in-system programmable and erasable Flash memory. Its 512K of memory is organized as 65,536 words by 8 bits. Manufactured with Atmel's advanced nonvolatile CMOS technology, the devices offer access times to 55 ns with a power dissipation of just 165 mW over the commercial temperature range. When the device is deselected, the CMOS standby current is less than 100  $\mu$ A.

To allow for simple in-system reprogrammability, the AT49F512 does not require high input voltages for programming. Five-volt-only commands determine the read and programming operation of the device. Reading data out of the device is similar to reading from an EPROM. Reprogramming the AT49F512 is performed by erasing the entire 512K of memory and then programming on a byte-by-byte basis. The typical byte programming time is a fast 10  $\mu$ s. The end of a program cycle can be optionally detected by the  $\overline{\text{DATA}}$  polling feature. Once the end of a byte program cycle has been detected, a new access for a read or program can begin. The typical number of program and erase cycles is in excess of 10,000 cycles.

The optional 8K bytes boot block section includes a reprogramming write lock out feature to provide data integrity. The boot sector is designed to contain user secure code, and when the feature is enabled, the boot sector is permanently protected from being reprogrammed.



---

**512K (64K x 8)  
5-volt Only  
Flash Memory**

---

**AT49F512**

**Not  
Recommended  
for New Design**


1027H-FLASH-10/05




## 2. Pin Configurations

Pin Name	Function
A0 - A15	Addresses
$\overline{CE}$	Chip Enable
$\overline{OE}$	Output Enable
$\overline{WE}$	Write Enable
I/O0 - I/O7	Data Inputs/Outputs
NC	No Connect


### 2.1 32PLCC Top View



### 2.2 32VSOP/32TSOP (Type 1) Top View



### 3. Block Diagram



### 4. Device Operation

#### 4.1 Read

The AT49F512 is accessed like an EPROM. When  $\overline{CE}$  and  $\overline{OE}$  are low and  $\overline{WE}$  is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state whenever  $\overline{CE}$  or  $\overline{OE}$  is high. This dual-line control gives designers flexibility in preventing bus contention.

#### 4.2 Erasure

Before a byte can be reprogrammed, the 64K bytes memory array (or 56K bytes if the boot block featured is used) must be erased. The erased state of the memory bits is a logical "1". The entire device can be erased at one time by using a 6-byte software code. The chip erase code consists of 6-byte load commands to specific address locations with a specific data pattern (please refer to the Chip Erase Cycle Waveforms).

After the chip erase has been initiated, the device will internally time the erase operation so that no external clocks are required. The maximum time needed to erase the whole chip is  $t_{EC}$ . If the boot block lockout feature has been enabled, the data in the boot sector will not be erased.

#### 4.3 Byte Programming

Once the memory array is erased, the device is programmed (to a logical "0") on a byte-by-byte basis. Please note that a data "0" cannot be programmed back to a "1"; only erase operations can convert "0"s to "1"s. Programming is accomplished via the internal device command register and is a 4 bus cycle operation (please refer to the Command Definitions table). The device will automatically generate the required internal program pulses.

The program cycle has addresses latched on the falling edge of  $\overline{WE}$  or  $\overline{CE}$ , whichever occurs last, and the data latched on the rising edge of  $\overline{WE}$  or  $\overline{CE}$ , whichever occurs first. Programming is completed after the specified  $t_{BP}$  cycle time. The  $\overline{DATA}$  polling feature may also be used to indicate the end of a program cycle.

## 4.4 Boot Block Programming Lockout

The device has one designated block that has a programming lockout feature. This feature prevents programming of data in the designated block once the feature has been enabled. The size of the block is 8K bytes. This block, referred to as the boot block, can contain secure code that is used to bring up the system. Enabling the lockout feature will allow the boot code to stay in the device while data in the rest of the device is updated. This feature does not have to be activated; the boot block's usage as a write protected region is optional to the user. The address range of the boot block is 0000H to 1FFFH.

Once the feature is enabled, the data in the boot block can no longer be erased or programmed. Data in the main memory block can still be changed through the regular programming method. To activate the lockout feature, a series of six program commands to specific addresses with specific data must be performed. Please refer to the Command Definitions table.

### 4.4.1 Boot Block Lockout Detection

A software method is available to determine if programming of the boot block section is locked out. When the device is in the software product identification mode (see Software Product Identification Entry and Exit sections) a read from address location 00002H will show if programming the boot block is locked out. If the data on I/O0 is low, the boot block can be programmed; if the data on I/O0 is high, the program lockout feature has been activated and the block cannot be programmed. The software product identification code should be used to return to standard operation.

## 4.5 Product Identification

The product identification mode identifies the device and manufacturer as Atmel. It may be accessed by hardware or software operation. The hardware operation mode can be used by an external programmer to identify the correct programming algorithm for the Atmel product.

For details, see Operating Modes (for hardware operation) or Software Product Identification. The manufacturer and device code is the same for both modes.

## 4.6 $\overline{\text{DATA}}$ Polling

The AT49F512 features  $\overline{\text{DATA}}$  polling to indicate the end of a program cycle. During a program cycle an attempted read of the last byte loaded will result in the complement of the loaded data on I/O7. Once the program cycle has been completed, true data is valid on all outputs and the next cycle may begin.  $\overline{\text{DATA}}$  polling may begin at any time during the program cycle.

## 4.7 Toggle Bit

In addition to  $\overline{\text{DATA}}$  polling the AT49F512 provides another method for determining the end of a program or erase cycle. During a program or erase operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the program cycle has completed, I/O6 will stop toggling and valid data will be read. Examining the toggle bit may begin at any time during a program cycle.

## 4.8 Hardware Data Protection

Hardware features protect against inadvertent programs to the AT49F512 in the following ways: (a)  $V_{CC}$  sense: if  $V_{CC}$  is below 3.8V (typical), the program function is inhibited. (b) Program inhibit: holding any one of  $\overline{\text{OE}}$  low,  $\overline{\text{CE}}$  high or  $\overline{\text{WE}}$  high inhibits program cycles. (c) Noise filter: Pulses of less than 15 ns (typical) on the  $\overline{\text{WE}}$  or  $\overline{\text{CE}}$  inputs will not initiate a program cycle.

## 5. Command Definition Table

Command Sequence	Bus Cycles	1st Bus Cycle		2nd Bus Cycle		3rd Bus Cycle		4th Bus Cycle		5th Bus Cycle		6th Bus Cycle	
		Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
Read	1	Addr	D <sub>OUT</sub>										
Chip Erase	6	5555	AA	2AAA	55	5555	80	5555	AA	2AAA	55	5555	10
Byte Program	4	5555	AA	2AAA	55	5555	A0	Addr	D <sub>IN</sub>				
Boot Block Lockout <sup>(1)</sup>	6	5555	AA	2AAA	55	5555	80	5555	AA	2AAA	55	5555	40
Product ID Entry	3	5555	AA	2AAA	55	5555	90						
Product ID Exit <sup>(2)</sup>	3	5555	AA	2AAA	55	5555	F0						
Product ID Exit <sup>(2)</sup>	1	XXXX	F0										

Notes: 1. The 8K byte boot sector has the address range 0000H to 1FFFH.  
 2. Either one of the Product ID exit commands can be used.

## 6. Absolute Maximum Ratings\*

Temperature Under Bias .....	-55°C to +125°C
Storage Temperature.....	-65°C to +150°C
All Input Voltages (including NC pins) with Respect to Ground .....	-0.6V to +6.25V
All Output Voltages with Respect to Ground .....	-0.6V to V <sub>CC</sub> + 0.6V
Voltage on $\overline{OE}$ with Respect to Ground .....	-0.6V to +13.5V

\*NOTICE: Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## 7. DC and AC Operating Range

		AT49F512-55	AT49F512-70
Operating Temperature (Case)	Ind.	-40°C - 85°C	-40°C - 85°C
V <sub>CC</sub> Power Supply		5V ± 10%	5V ± 10%

## 8. Operating Modes

Mode	CE	OE	WE	Ai	I/O
Read	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Ai	D <sub>OUT</sub>
Program <sup>(2)</sup>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	Ai	D <sub>IN</sub>
Standby/Write Inhibit	V <sub>IH</sub>	X <sup>(1)</sup>	X	X	High Z
Program Inhibit	X	X	V <sub>IH</sub>		
Program Inhibit	X	V <sub>IL</sub>	X		
Output Disable	X	V <sub>IH</sub>	X		High Z
<b>Product Identification</b>					
Hardware	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	A1 - A15 = V <sub>IL</sub> , A9 = V <sub>H</sub> , A0 = V <sub>IL</sub> <sup>(3)</sup>	Manufacturer Code <sup>(4)</sup>
				A1 - A15 = V <sub>IL</sub> , A9 = V <sub>H</sub> , A0 = V <sub>IH</sub> <sup>(3)</sup>	Device Code <sup>(4)</sup>
Software <sup>(5)</sup>				A0 = V <sub>IL</sub> , A1 - A15 = V <sub>IL</sub>	Manufacturer Code <sup>(4)</sup>
				A0 = V <sub>IH</sub> , A1 - A15 = V <sub>IL</sub>	Device Code <sup>(4)</sup>

- Notes:
1. X can be V<sub>IL</sub> or V<sub>IH</sub>.
  2. Refer to AC Programming Waveforms.
  3. V<sub>H</sub> = 12.0V ± 0.5V.
  4. Manufacturer Code: 1FH, Device Code: 03H
  5. See details under Software Product Identification Entry/Exit.

## 9. DC Characteristics


Symbol	Parameter	Condition	Min	Max	Units
I <sub>LI</sub>	Input Load Current	V <sub>IN</sub> = 0V to V <sub>CC</sub>		10	μA
I <sub>LO</sub>	Output Leakage Current	V <sub>I/O</sub> = 0V to V <sub>CC</sub>		10	μA
I <sub>SB1</sub>	V <sub>CC</sub> Standby Current CMOS	$\overline{CE} = V_{CC} - 0.3V$ to V <sub>CC</sub>		300	μA
I <sub>SB2</sub>	V <sub>CC</sub> Standby Current TTL	$\overline{CE} = 2.0V$ to V <sub>CC</sub>		3	mA
I <sub>CC</sub> <sup>(1)</sup>	V <sub>CC</sub> Active Current	f = 5 MHz; I <sub>OUT</sub> = 0 mA		40	mA
V <sub>IL</sub>	Input Low Voltage			0.8	V
V <sub>IH</sub>	Input High Voltage		2.0		V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1 mA		0.45	V
V <sub>OH1</sub>	Output High Voltage	I <sub>OH</sub> = -400 μA	2.4		V
V <sub>OH2</sub>	Output High Voltage CMOS	I <sub>OH</sub> = -100 μA; V <sub>CC</sub> = 4.5V	4.2		V

- Note:
1. In the erase mode, I<sub>CC</sub> is 90 mA.

### 10. AC Read Characteristics


Symbol	Parameter	AT49F512-55		AT49F512-70		Units
		Min	Max	Min	Max	
$t_{ACC}$	Address to Output Delay		55		70	ns
$t_{CE}^{(1)}$	$\overline{CE}$ to Output Delay		55		70	ns
$t_{OE}^{(2)}$	$\overline{OE}$ to Output Delay		30		30	ns
$t_{DF}^{(3)(4)}$	$\overline{CE}$ or $\overline{OE}$ to Output Float	0	25	0	25	ns
$t_{OH}$	Output Hold from $\overline{OE}$ , $\overline{CE}$ or Address, whichever occurred first	0		0		ns

### 11. AC Read Waveforms<sup>(1)(2)(3)(4)</sup>




- Notes:
- $\overline{CE}$  may be delayed up to  $t_{ACC} - t_{CE}$  after the address transition without impact on  $t_{ACC}$ .
  - $\overline{OE}$  may be delayed up to  $t_{CE} - t_{OE}$  after the falling edge of  $\overline{CE}$  without impact on  $t_{CE}$  or by  $t_{ACC} - t_{OE}$  after an address change without impact on  $t_{ACC}$ .
  - $t_{DF}$  is specified from  $\overline{OE}$  or  $\overline{CE}$  whichever occurs first ( $C_L = 5$  pF).
  - This parameter is characterized and is not 100% tested.

## 12. Input Test Waveforms and Measurement Level



## 13. Output Test Load



## 14. Pin Capacitance

$f = 1 \text{ MHz}$ ,  $T = 25^\circ\text{C}^{(1)}$

Symbol	Typ	Max	Units	Conditions
$C_{IN}$	4	6	pF	$V_{IN} = 0V$
$C_{OUT}$	8	12	pF	$V_{OUT} = 0V$

Note: 1. This parameter is characterized and is not 100% tested.




### 15. AC Word Load Characteristics


Symbol	Parameter	Min	Max	Units
$t_{AS}, t_{OES}$	Address, $\overline{OE}$ Set-up Time	0		ns
$t_{AH}$	Address Hold Time	50		ns
$t_{CS}$	Chip Select Set-up Time	0		ns
$t_{CH}$	Chip Select Hold Time	0		ns
$t_{WP}$	Write Pulse Width ( $\overline{WE}$ or $\overline{CE}$ )	90		ns
$t_{DS}$	Data Set-up Time	50		ns
$t_{DH}, t_{OEH}$	Data, $\overline{OE}$ Hold Time	0		ns
$t_{WPH}$	Write Pulse Width High	90		ns

### 16. AC Byte Load Waveforms

#### 16.1 $\overline{WE}$ Controlled




#### 16.2 $\overline{CE}$ Controlled




## 17. Program Cycle Characteristics

Symbol	Parameter	Min	Typ	Max	Units
$t_{BP}$	Byte Programming Time		10	50	$\mu$ s
$t_{AS}$	Address Set-up Time	0			ns
$t_{AH}$	Address Hold Time	50			ns
$t_{DS}$	Data Set-up Time	50			ns
$t_{DH}$	Data Hold Time	0			ns
$t_{WP}$	Write Pulse Width	90			ns
$t_{WPH}$	Write Pulse Width High	90			ns
$t_{EC}$	Erase Cycle Time			10	seconds

## 18. Program Cycle Waveforms



## 19. Chip Erase Cycle Waveforms




Note: 1.  $\overline{OE}$  must be high only when  $\overline{WE}$  and  $\overline{CE}$  are both low.

## 20. Data Polling Characteristics<sup>(1)</sup>

Symbol	Parameter	Min	Typ	Max	Units
$t_{DH}$	Data Hold Time	10			ns
$t_{OE\overline{H}}$	$\overline{OE}$ Hold Time	10			ns
$t_{OE}$	$\overline{OE}$ to Output Delay <sup>(2)</sup>				ns
$t_{WR}$	Write Recovery Time	0			ns

- Notes: 1. These parameters are characterized and not 100% tested.  
 2. See  $t_{OE}$  spec in AC Read Characteristics.

## 21. Data Polling Waveforms




## 22. Toggle Bit Characteristics<sup>(1)</sup>

Symbol	Parameter	Min	Typ	Max	Units
$t_{DH}$	Data Hold Time	10			ns
$t_{OE\overline{H}}$	$\overline{OE}$ Hold Time	10			ns
$t_{OE}$	$\overline{OE}$ to Output Delay <sup>(2)</sup>				ns
$t_{OEHP}$	$\overline{OE}$ High Pulse	150			ns
$t_{WR}$	Write Recovery Time	0			ns


- Notes: 1. These parameters are characterized and not 100% tested.  
 2. See  $t_{OE}$  spec in AC Read Characteristics.

## 23. Toggle Bit Waveforms<sup>(1)(2)(3)</sup>




- Notes: 1. Toggling either  $\overline{OE}$  or  $\overline{CE}$  or both  $\overline{OE}$  and  $\overline{CE}$  will operate toggle bit. The  $t_{OEHP}$  specification must be met by the toggling input(s)  
 2. Beginning and ending state of  $I/O6$  will vary.  
 3. Any address location may be used but the address should not vary.


## 24. Software Product Identification Entry<sup>(1)</sup>



## 26. Boot Block Lockout Enable Algorithm<sup>(1)</sup>



## 25. Software Product Identification Exit<sup>(1)</sup>



- Notes: 1. Data Format: I/O7 - I/O0 (Hex); Address Format: A14 - A0 (Hex).  
 2. Boot block lockout feature enabled.

- Notes: 1. Data Format: I/O7 - I/O0 (Hex); Address Format: A14 - A0 (Hex).  
 2. A1 - A15 = V<sub>IL</sub>.  
 Manufacture Code is read for A0 = V<sub>IL</sub>;  
 Device Code is read for A0 = V<sub>IH</sub>.  
 3. The device does not remain in identification mode if powered down.  
 4. The device returns to standard operation mode.  
 5. Manufacturer Code: 1FH  
 Device Code: 03H

## 27. Ordering Information

### 27.1 Standard Package

t <sub>ACC</sub> (ns)	I <sub>CC</sub> (mA)		Ordering Code	Package	Operation Range
	Active	Standby			
55	40	0.3	AT49F512-55TI	32T	Industrial (-40° to 85°C)
			AT49F512-55VI	32V	

Note: 1. The AT49F512 has as optional boot block feature. The part number shown in the Ordering Information table is for devices with the boot block in the lower address range (i.e., 0000H to 1FFFH). Users requiring the boot block to be in the higher address range should contact Atmel.


### 27.2 Green Package Option (Pb/Halide-free)

t <sub>ACC</sub> (ns)	I <sub>CC</sub> (mA)		Ordering Code	Package	Operation Range
	Active	Standby			
55	40	0.3	AT49F512-55JU	32J	Industrial (-40° to 85°C)
			AT49F512-55TU	32T	
			AT49F512-55VU	32V	
70	30	0.3	AT49F512-70TU	32T	

Package Type	
<b>32J</b>	32-lead, Plastic, J-leaded Chip Carrier Package (PLCC)
<b>32T</b>	32-lead, Thin Small Outline Package (TSOP) (8 x 20 mm)
<b>32V</b>	32-lead, Thin Small Outline Package (VSOP) (8 x 14 mm)

## 28. Packaging Information

### 28.1 32J – PLCC



**COMMON DIMENSIONS**  
(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
A	3.175	–	3.556	
A1	1.524	–	2.413	
A2	0.381	–	–	
D	12.319	–	12.573	
D1	11.354	–	11.506	Note 2
D2	9.906	–	10.922	
E	14.859	–	15.113	
E1	13.894	–	14.046	Note 2
E2	12.471	–	13.487	
B	0.660	–	0.813	
B1	0.330	–	0.533	
e	1.270 TYP			

- Notes:
1. This package conforms to JEDEC reference MS-016, Variation AE.
  2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is .010 (0.254 mm) per side. Dimension D1 and E1 include mold mismatch and are measured at the extreme material condition at the upper or lower parting line.
  3. Lead coplanarity is 0.004 (0.102 mm) maximum.

10/04/01



2325 Orchard Parkway  
San Jose, CA 95131

**TITLE**

**32J**, 32-lead, Plastic J-leaded Chip Carrier (PLCC)



**DRAWING NO.**

32J

**REV.**

B

28.2 32T – TSOP



**COMMON DIMENSIONS**  
(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
A	–	–	1.20	
A1	0.05	–	0.15	
A2	0.95	1.00	1.05	
D	19.80	20.00	20.20	
D1	18.30	18.40	18.50	Note 2
E	7.90	8.00	8.10	Note 2
L	0.50	0.60	0.70	
L1	0.25 BASIC			
b	0.17	0.22	0.27	
c	0.10	–	0.21	
e	0.50 BASIC			

- Notes:
1. This package conforms to JEDEC reference MO-142, Variation BD.
  2. Dimensions D1 and E do not include mold protrusion. Allowable protrusion on E is 0.15 mm per side and on D1 is 0.25 mm per side.
  3. Lead coplanarity is 0.10 mm maximum.

10/18/01



2325 Orchard Parkway  
San Jose, CA 95131

**TITLE**

**32T**, 32-lead (8 x 20 mm Package) Plastic Thin Small Outline Package, Type I (TSOP)

**DRAWING NO.**



32T

**REV.**

B



### 28.3 32V – VSOP



**COMMON DIMENSIONS**  
(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
A	–	–	1.20	
A1	0.05	–	0.15	
A2	0.95	1.00	1.05	
D	13.80	14.00	14.20	
D1	12.30	12.40	12.50	Note 2
E	7.90	8.00	8.10	Note 2
L	0.50	0.60	0.70	
L1	0.25 BASIC			
b	0.17	0.22	0.27	
c	0.10	–	0.21	
e	0.50 BASIC			

- Notes:
1. This package conforms to JEDEC reference MO-142, Variation BA.
  2. Dimensions D1 and E do not include mold protrusion. Allowable protrusion on E is 0.15 mm per side and on D1 is 0.25 mm per side.
  3. Lead coplanarity is 0.10 mm maximum.

10/18/01



2325 Orchard Parkway  
San Jose, CA 95131

**TITLE**

**32V, 32-lead (8 x 14 mm Package) Plastic Thin Small Outline Package, Type I (VSOP)**

**DRAWING NO.**

32V

**REV.**

B



**29. Revision History**

Revision No.	History
Revision E – August 2004	<ul style="list-style-type: none"> <li>• Added a 55 ns speed option and removed the 50, 70, and 90 ns speed options for the die shrink redesign. The PDIP package was also eliminated. The die shrink redesign will have a marketing revision letter “A” marked after the date code on the topside of the device.</li> </ul>
Revision F – March 2005	<ul style="list-style-type: none"> <li>• Converted datasheet to New Template.</li> <li>• Added Green Package (Pb/Halide-free) Option in the Ordering Information section.</li> </ul>
Revision G – Oct. 2005	<ul style="list-style-type: none"> <li>• Added 55 ns TSOP Green Option</li> <li>• Removed 70 ns Green Option</li> <li>• Removed 55JI Option</li> </ul>
Revision H – Oct. 2005	<ul style="list-style-type: none"> <li>• Added 70 ns TSOP Green Option</li> </ul>



## Atmel Corporation

2325 Orchard Parkway  
San Jose, CA 95131, USA  
Tel: 1(408) 441-0311  
Fax: 1(408) 487-2600

## Regional Headquarters

### Europe

Atmel Sarl  
Route des Arsenalux 41  
Case Postale 80  
CH-1705 Fribourg  
Switzerland  
Tel: (41) 26-426-5555  
Fax: (41) 26-426-5500

### Asia

Room 1219  
Chinachem Golden Plaza  
77 Mody Road Tsimshatsui  
East Kowloon  
Hong Kong  
Tel: (852) 2721-9778  
Fax: (852) 2722-1369

### Japan

9F, Tonetsu Shinkawa Bldg.  
1-24-8 Shinkawa  
Chuo-ku, Tokyo 104-0033  
Japan  
Tel: (81) 3-3523-3551  
Fax: (81) 3-3523-7581

## Atmel Operations

### Memory

2325 Orchard Parkway  
San Jose, CA 95131, USA  
Tel: 1(408) 441-0311  
Fax: 1(408) 436-4314

### Microcontrollers

2325 Orchard Parkway  
San Jose, CA 95131, USA  
Tel: 1(408) 441-0311  
Fax: 1(408) 436-4314

La Chantrerie  
BP 70602  
44306 Nantes Cedex 3, France  
Tel: (33) 2-40-18-18-18  
Fax: (33) 2-40-18-19-60

### ASIC/ASSP/Smart Cards

Zone Industrielle  
13106 Rousset Cedex, France  
Tel: (33) 4-42-53-60-00  
Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd.  
Colorado Springs, CO 80906, USA  
Tel: 1(719) 576-3300  
Fax: 1(719) 540-1759

Scottish Enterprise Technology Park  
Maxwell Building  
East Kilbride G75 0QR, Scotland  
Tel: (44) 1355-803-000  
Fax: (44) 1355-242-743

### RF/Automotive

Theresienstrasse 2  
Postfach 3535  
74025 Heilbronn, Germany  
Tel: (49) 71-31-67-0  
Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd.  
Colorado Springs, CO 80906, USA  
Tel: 1(719) 576-3300  
Fax: 1(719) 540-1759

### Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom

Avenue de Rochepleine  
BP 123  
38521 Saint-Egreve Cedex, France  
Tel: (33) 4-76-58-30-00  
Fax: (33) 4-76-58-34-80

---

## Literature Requests

[www.atmel.com/literature](http://www.atmel.com/literature)

**Disclaimer:** The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. **EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.** Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© Atmel Corporation 2005. All rights reserved. Atmel®, logo and combinations thereof, Everywhere You Are® and others, are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.



Printed on recycled paper.

1027H-FLASH-10/05