

March 2001 Revised August 2003

#### 74VCX32500

# Low Voltage 36-Bit Universal Bus Transceivers with 3.6V Tolerant Inputs and Outputs

#### **General Description**

The VCX32500 is an 36-bit universal bus transceiver which combines D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.

Data flow in <u>each</u> direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is HIGH. When LEAB is LOW, the A data is latched if CLKAB is held at a HIGH or LOW logic level. If LEAB is LOW, the A bus data is <u>stored in</u> the latch/flip-flop on the HIGH-to-LOW transition of CLKAB. When OEAB is HIGH, the outputs are active. When OEAB is LOW, the outputs are in a high-impedance state.

<u>Data flow</u> for B to <u>A is similar</u> to that of A to B but uses <u>OEBA</u>, LEBA, and <u>CLKBA</u>. The output enables are complementary (OEAB is active HIGH and <u>OEBA</u> is active LOW)

The VCX32500 is designed for low voltage (1.4V to 3.6V)  $\rm V_{CC}$  applications with I/O capability up to 3.6V.

The 74VCX32500 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

#### **Features**

- $\blacksquare$  1.4V to 3.6V  $V_{CC}$  supply operation
- 3.6V tolerant inputs and outputs
- $t_{PD}$  (A to B, B to A) 2.9 ns max for 3.0V to 3.6V  $V_{CC}$
- Power-down high impedance inputs and outputs
- Supports live insertion/withdrawal (Note 1)
- Static Drive (I<sub>OH</sub>/I<sub>OL</sub>) ±24 mA @ 3.0V V<sub>CC</sub>
- Uses patented noise/EMI reduction circuitry
- Latchup performance exceeds 300 mA
- ESD performance:

Human body model > 2000V

Machine model >200V

■ Packaged in plastic Fine-Pitch Ball Grid Array (FBGA)

Note 1:  $\overline{\text{To}}$  ensure the high-impedance state during power up or power down,  $\overline{\text{OEBA}}$  should be tied to  $V_{CC}$  through a pull-up resistor and OEAB should be tied to GND through a pull-down resistors; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

#### **Ordering Code:**

Order Number	Package Number	Package Description
74VCX32500G (Note 2)(Note 3)	BGA114A	114-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide


Note 2: Ordering Code "G" indicates Trays.

Note 3: Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

© 2003 Fairchild Semiconductor Corporation

DS500403

## **Connection Diagram**



(Top Thru View)

#### **Pin Descriptions**

Pin Names	Description
OEAB <sub>n</sub>	Output Enable Input for A to B Direction (Active HIGH)
<del>OEBA</del> n	Output Enable Input for B to A Direction (Active LOW)
LEAB <sub>n</sub> , LEBA <sub>n</sub>	Latch Enable Inputs
CLKAB <sub>n</sub> ,	Clock Inputs
1A <sub>1</sub> –1A <sub>18</sub> 2A <sub>1</sub> –2A <sub>18</sub>	Side A Inputs or 3-STATE Outputs
1B <sub>1</sub> –1B <sub>18</sub> 2B <sub>1</sub> –2B <sub>10</sub>	Side B Inputs or 3-STATE Outputs

## **FBGA Pin Assignments**

	1	2	3	4	5	6
Α	1A <sub>2</sub>	1A <sub>1</sub>	LEAB <sub>1</sub>	CLKAB <sub>1</sub>	1B <sub>1</sub>	1B <sub>2</sub>
В	1A <sub>4</sub>	1A <sub>3</sub>	OEAB <sub>1</sub>	GND	1B <sub>3</sub>	1B <sub>4</sub>
С	1A <sub>6</sub>	1A <sub>5</sub>	GND	GND	1B <sub>5</sub>	1B <sub>6</sub>
D	1A <sub>8</sub>	1A <sub>7</sub>	V <sub>CC</sub>	V <sub>CC</sub>	1B <sub>7</sub>	1B <sub>8</sub>
Е	1A <sub>10</sub>	1A <sub>9</sub>	GND	GND	1B <sub>9</sub>	1B <sub>10</sub>
F	1A <sub>12</sub>	1A <sub>11</sub>	GND	GND	1B <sub>11</sub>	1B <sub>12</sub>
G	1A <sub>14</sub>	1A <sub>13</sub>	V <sub>CC</sub>	V <sub>CC</sub>	1B <sub>13</sub>	1B <sub>14</sub>
Н	1A <sub>15</sub>	1A <sub>16</sub>	GND	GND	1B <sub>16</sub>	1B <sub>15</sub>
J	1A <sub>17</sub>	1A <sub>18</sub>	OEBA <sub>1</sub>	CLKBA <sub>1</sub>	1B <sub>18</sub>	1B <sub>17</sub>
K	NC	LEAB <sub>2</sub>	LEBA <sub>1</sub>	GND	CLKAB <sub>2</sub>	NC
L	2A <sub>2</sub>	2A <sub>1</sub>	OEAB <sub>2</sub>	GND	2B <sub>1</sub>	2B <sub>2</sub>
М	2A <sub>4</sub>	2A <sub>3</sub>	GND	GND	2B <sub>3</sub>	2B <sub>4</sub>
N	2A <sub>6</sub>	2A <sub>5</sub>	V <sub>CC</sub>	$V_{CC}$	2B <sub>5</sub>	2B <sub>6</sub>
Р	2A <sub>8</sub>	2A <sub>7</sub>	GND	GND	2B <sub>7</sub>	2B <sub>8</sub>
R	2A <sub>10</sub>	2A <sub>9</sub>	GND	GND	2B <sub>9</sub>	2B <sub>10</sub>
T	2A <sub>12</sub>	2A <sub>11</sub>	V <sub>CC</sub>	V <sub>CC</sub>	2B <sub>11</sub>	2B <sub>12</sub>
U	2A <sub>14</sub>	2A <sub>13</sub>	GND	GND	2B <sub>13</sub>	2B <sub>14</sub>
٧	2A <sub>15</sub>	2A <sub>16</sub>	OEBA <sub>2</sub>	CLKBA <sub>2</sub>	2B <sub>16</sub>	2B <sub>15</sub>
W	2A <sub>17</sub>	2A <sub>18</sub>	LEBA <sub>2</sub>	GND	2B <sub>18</sub>	2B <sub>17</sub>

#### Function Table (Note 4)


	Inp	Outputs		
OEAB <sub>n</sub>	$LEAB_{n}$	$\overline{\text{CLKAB}}_{\text{n}}$	$A_n$	B <sub>n</sub>
L	Х	Х	Х	Z
Н	Н	Х	L	L
Н	Н	Х	Н	Н
Н	L	$\downarrow$	L	L
Н	L	$\downarrow$	Н	н
Н	L	Н	Х	B <sub>0</sub> (Note 5)
Н	L	L	Х	B <sub>0</sub> (Note 6)

- H = HIGH Voltage Level
- L = LOW Voltage Level
  X = Immaterial (HIGH or LOW, inputs may not float)
- Z = High Impedance

Note 4: A-to-B data flow is shown; B-to-A flow is similar but uses  $\overline{\text{OEBA}}$ , LEBA and  $\overline{\text{CLKBA}}$ .  $\overline{\text{OEBA}}$  is active LOW.

**Note 5:** Output level before the indicated steady-state input conditions were established.

Note 6: Output level before the indicated steady-state input conditions were established, provided that  $\overline{\text{CLKAB}}$  was LOW before LEAB went LOW.



#### **Absolute Maximum Ratings**(Note 7)

#### 

 $V_O > V_{CC}$  +50 mA DC Output Source/Sink Current ( $I_{OH}/I_{OL}$ ) ±50 mA

DC V<sub>CC</sub> or Ground Current per

Supply Pin (I $_{CC}$  or GND)  $\pm 100$  mA Storage Temperature Range (T $_{STG}$ )  $-65^{\circ}\mathrm{C}$  to  $+150^{\circ}\mathrm{C}$ 

## Recommended Operating Conditions (Note 9)

Power Supply

Operating 1.4V to 3.6V Input Voltage -0.3V to 3.6V

Output Voltage (V<sub>O</sub>)

Output in Active States 0V to  $V_{CC}$  Output in 3-STATE 0V to 3.6V

Output Current in  $I_{OH}/I_{OL}$ 

 $V_{CC} = 3.0V \text{ to } 3.6V$  ±24 mA

 $\begin{array}{lll} \rm V_{CC} = 2.3V \ to \ 2.7V & \pm 18 \ mA \\ \\ \rm V_{CC} = 1.65V \ to \ 2.3V & \pm 6 \ mA \end{array}$ 

 $V_{CC} = 1.4V \text{ to } 1.6V$   $\pm 2 \text{ mA}$ 

Free Air Operating Temperature (T<sub>A</sub>)  $-40^{\circ}\text{C}$  to +85°C

Minimum Input Edge Rate ( $\Delta t/\Delta V$ )

 $V_{IN} = 0.8V \text{ to } 2.0V, V_{CC} = 3.0V$  10 ns/V

Note 7: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The Recommended Operating Conditions tables will define the conditions for actual device operation.

Note 8: In Absolute Maximum Rating must be observed.

Note 9: Floating or unused pin (inputs or I/O's) must be held HIGH or LOW.

#### **DC Electrical Characteristics**

Symbol	Parameter	Conditions	V <sub>CC</sub> (V)	Min	Max	Units
V <sub>IH</sub>	HIGH Level Input Voltage		2.7 - 3.6	2.0		
			2.3 - 2.7	1.6		V
			1.65 - 2.3	0.65 x V <sub>CC</sub>		V
			1.4 - 1.6	0.65 x V <sub>CC</sub>		
V <sub>IL</sub>	LOW Level Input Voltage		2.7 - 3.6		0.8	
			2.3 - 2.7		0.7	V
			1.65 - 2.3		0.35 x V <sub>CC</sub>	V
			1.4 - 1.6		0.35 x V <sub>CC</sub>	
V <sub>OH</sub>	HIGH Level Output Voltage	$I_{OH} = -100 \mu A$	2.7 - 3.6	V <sub>CC</sub> - 0.2		
		$I_{OH} = -12 \text{ mA}$	2.7	2.2		
		$I_{OH} = -18 \text{ mA}$	3.0	2.4		
		$I_{OH} = -24 \text{ mA}$	3.0	2.2		
		$I_{OH} = -100 \mu A$	2.3 - 2.7	V <sub>CC</sub> - 0.2		
		$I_{OH} = -6 \text{ mA}$	2.3	2.0		V
		$I_{OH} = -12 \text{ mA}$	2.3	1.8		V
		$I_{OH} = -18 \text{ mA}$	2.3	1.7		
		$I_{OH} = -100 \mu A$	1.65 -2.3	V <sub>CC</sub> - 0.2		
		$I_{OH} = -6 \text{ mA}$	1.65	1.25		
		$I_{OH} = -100 \mu A$	1.4 - 1.6	V <sub>CC</sub> - 0.2		
		$I_{OH} = -2 \text{ mA}$	1.4	1.05		

## DC Electrical Characteristics (Continued)

Symbol	Parameter	Conditions	V <sub>CC</sub> (V)	Min	Max	Units
V <sub>OL</sub>	LOW Level Output Voltage	I <sub>OL</sub> = 100 μA	2.7 - 3.6		0.2	
		I <sub>OL</sub> = 12 mA	2.7		0.4	
		I <sub>OL</sub> = 18 mA	3.0		0.4	
		I <sub>OL</sub> = 24 mA	3.0		0.55	
		I <sub>OL</sub> = 100 μA	2.3 - 2.7		0.2	
		I <sub>OL</sub> = 12 mA	2.3		0.4	V
		I <sub>OL</sub> = 18 mA	2.3		0.6	
		I <sub>OL</sub> = 100 μA	1.65 - 2.3		0.2	
		I <sub>OL</sub> = 6 mA	1.65		0.3	
		I <sub>OL</sub> = 100 μA	1.4 - 1.6		0.2	
		I <sub>OL</sub> = 2 mA	1.4		0.35	
II	Input Leakage Current	$0V \le V_1 \le 3.6V$	1.4 - 3.6		±5.0	μΑ
I <sub>OZ</sub>	3-STATE Output Leakage	0V ≤ V <sub>O</sub> ≤ 3.6V	1.4 - 3.6		±10.0	μА
		$V_I = V_{IH}$ or $V_{IL}$	1.4 - 3.0		±10.0	μА
I <sub>OFF</sub>	Power Off Leakage Current	$0V \le (V_I, V_O) \le 3.6V$	0		10.0	μΑ
I <sub>CC</sub>	Quiescent Supply Current	V <sub>I</sub> = V <sub>CC</sub> or GND	1.4 - 3.6		40.0	μА
		$V_{CC} \le (V_I, V_O) \le 3.6V \text{ (Note 10)}$	1.4 - 3.6		±40.0	μΑ
$\Delta I_{CC}$	Increase in I <sub>CC</sub> per Input	$V_{IH} = V_{CC} - 0.6V$	2.7 - 3.6		750	μА

Note 10: Outputs disabled or 3-STATE only.

## **AC Electrical Characteristics** (Note 11)

Symbol	Parameter	Conditions	V <sub>CC</sub>	$T_A = -40^\circ$	C to +85°C	Units	Figure
Зушьог	rarameter	Conditions	(V)	Min	Max	Ullits	Number
f <sub>MAX</sub>	Setup Time	C <sub>L</sub> = 30 pF	$3.3 \pm 0.3$	250			
			$2.5\pm0.2$	200		MHz	
			$1.8 \pm 0.15$	100		IVITIZ	
		C <sub>L</sub> = 15 pF	1.5 ± 0.1	80.0			
t <sub>PHL</sub>	Propagation Delay	$C_L = 30 \text{ pF}, R_L = 500\Omega$	$3.3 \pm 0.3$	0.6	2.7		
t <sub>PLH</sub>	Bus-to-Bus		$2.5\pm0.2$	0.8	3.5		Figures 1,
			$1.8 \pm 0.15$	1.5	7.0	ns	_
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1	1.0	14.0		Figures 7, 8
t <sub>PHL</sub>	Propagation Delay	$C_L = 30 \text{ pF}, R_L = 500\Omega$	$3.3 \pm 0.3$	0.6	4.2		
t <sub>PLH</sub>	Clock-to-Bus		$2.5 \pm 0.2$	0.8	5.3		Figures 1,
			$1.8 \pm 0.15$	1.5	9.8	ns	
		$C_L = 15 \text{ pF}, R_L = 500\Omega$	1.5 ± 0.1	1.0	19.6		Figures 7,
t <sub>PHL</sub>	Propagation Delay	$C_L = 30 \text{ pF}, R_L = 500\Omega$	$3.3 \pm 0.3$	0.6	3.8		
t <sub>PLH</sub>	LE-to-Bus		$2.5\pm0.2$	0.8	4.9		Figures 1,
			$1.8 \pm 0.15$	1.5	9.8	ns	1 -
		$C_L = 15 \text{ pF}, R_L = 500\Omega$	1.5 ± 0.1	1.0	19.6		Figures 7, 8
t <sub>PZL</sub>	Output Enable Time	$C_L = 30 \text{ pF}, R_L = 500\Omega$	$3.3 \pm 0.3$	0.6	3.8		
t <sub>PZH</sub>			$2.5\pm0.2$	0.8	4.9		Figures 1, 3, 4
			$1.8 \pm 0.15$	1.5	9.8	ns	0, .
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1	1.0	19.6		Figures 7, 9, 10
t <sub>PLZ</sub>	Output Disable Time	$C_L = 30 \text{ pF}, R_L = 500\Omega$	$3.3 \pm 0.3$	0.6	3.7		
t <sub>PHZ</sub>			$2.5 \pm 0.2$	0.8	4.2		Figures 1, 3, 4
			$1.8 \pm 0.15$	1.5	7.6	ns	3, 4
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1	1.0	15.2		Figures 7, 9, 10

## AC Electrical Characteristics (Continued)

Symbol	Parameter	Conditions	V <sub>CC</sub>	T <sub>A</sub> = -40°	C to +85°C	Units	Figure
Symbol	raiametei	Conditions	(V)	Min	Max	Ullits	Number
t <sub>S</sub>	Setup Time	$C_L = 30 \text{ pF}, R_L = 500\Omega$	$3.3 \pm 0.3$	1.5			I
			$2.5\pm0.2$	1.5			Figures 1,
			$1.8 \pm 0.15$	2.5		ns	
		$C_L = 15 \text{ pF}, R_L = 500\Omega$	1.5 ± 0.1	3.0			Figures 7, 8
t <sub>H</sub>	Hold Time	$C_L = 30 \text{ pF}, R_L = 500\Omega$	$3.3 \pm 0.3$	1.0			
			$2.5\pm0.2$	1.0			Figures 1,
			$1.8 \pm 0.15$	1.0		ns	
		$C_L = 15 \text{ pF}, R_L = 500\Omega$	1.5 ± 0.1	2.0			Figures 7, 6
t <sub>W</sub>	Pulse Width	$C_L = 30 \text{ pF}, R_L = 500\Omega$	$3.3 \pm 0.3$	1.5			I
			$2.5\pm1.2$	1.5			Figures 1,
			$1.8 \pm 0.15$	4.0		ns	
		$C_L = 15 \text{ pF}, R_L = 500\Omega$	1.5 ± 0.1	4.0			Figures 5,

Note 11: For  $C_L = 50 pF$ , add approximately 300ps to the AC maximum specification.

## **Dynamic Switching Characteristics**

Symbol	Parameter	Conditions	V <sub>CC</sub>	$T_A = +25^{\circ}C$	Units
Зуппоот	raiametei	Conditions	(V)	Typical	Ullits
V <sub>OLP</sub>	Quiet Output Dynamic	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	0.25	
	Peak V <sub>OL</sub>		2.5	0.6	V
			3.3	0.8	
V <sub>OLV</sub>	Quiet Output Dynamic	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	-0.25	
	Valley V <sub>OL</sub>		2.5	-0.6	V
			3.3	-0.8	
V <sub>OHV</sub>	Quiet Output Dynamic	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	1.5	
	Valley V <sub>OH</sub>		2.5	1.9	V
			3.3	2.2	

## Capacitance

Symbol	Parameter	Conditions	$\textbf{T}_{\textbf{A}} = +25^{\circ}\textbf{C}$	Units
C <sub>IN</sub>	Input Capacitance	$V_I = 0V$ or $V_{CC}$ $V_{CC} = 1.8V$ , 2.5V, or 3.3V,	6.0	pF
C <sub>I/O</sub>	Output Capacitance	$V_{I} = 0V$ , or $V_{CC}$ , $V_{CC} = 1.8V$ , 2.5V or 3.3V	7.0	pF
C <sub>PD</sub>	Power Dissipation Capacitance	V <sub>I</sub> = 0V or V <sub>CC</sub> , f = 10 MHz V <sub>CC</sub> = 1.8V, 2.5V or 3.3V	20.0	pF

## AC Loading and Waveforms (V<sub>CC</sub> 3.3V $\pm$ 0.3V to 1.8V $\pm$ 0.15V)




FIGURE 1. AC Test Circuit

TEST	SWITCH
t <sub>PLH</sub> , t <sub>PHL</sub>	Open
t <sub>PZL</sub> , t <sub>PLZ</sub>	6V at $V_{CC} = 3.3 \pm 0.3V$ ; $V_{CC} \times 2$ at $V_{CC} = 2.5 \pm 0.2V$ ; $1.8 \pm 0.15V$
t <sub>PZH</sub> , t <sub>PHZ</sub>	GND




FIGURE 2. Waveform for Inverting and Non-inverting Functions




FIGURE 4. 3-STATE Output Low Enable and Disable Times for Low Voltage Logic




FIGURE 3. 3-STATE Output High Enable and Disable Times for Low Voltage Logic




FIGURE 5. Propagation Delay, Pulse Width and  $$t_{\rm rec}$$  Waveforms





FIGURE 6. Setup Time, Hold Time and Recovery Time for Low Voltage Logic

Symbol	v <sub>cc</sub>						
Cy	$3.3V \pm 0.3V$	$2.5V \pm 0.2V$	1.8 ± 0.15V				
V <sub>mi</sub>	1.5V	V <sub>CC</sub> /2	V <sub>CC</sub> /2				
$V_{mo}$	1.5V	V <sub>CC</sub> /2	V <sub>CC</sub> /2				
V <sub>X</sub>	$V_{OL} + 0.3V$	V <sub>OL</sub> + 0.15V	V <sub>OL</sub> + 0.15V				
$V_{Y}$	V <sub>OH</sub> – 0.3V	V <sub>OH</sub> – 0.15V	V <sub>OH</sub> – 0.15V				

7

## AC Loading and Waveforms (V $_{CC}$ 1.5V $\pm$ 0.1V)



†<sub>PZH</sub>, †<sub>PHZ</sub>

TEST	SWITCH
t <sub>PLH</sub> , t <sub>PHL</sub>	Open
t <sub>PZL</sub> , t <sub>PLZ</sub>	$V_{CC}$ x 2 at $V_{CC} = 1.5V \pm 0.1V$
t <sub>PZH</sub> , t <sub>PHZ</sub>	GND

FIGURE 7. AC Test Circuit




FIGURE 8. Waveform for Inverting and Non-Inverting Functions




FIGURE 9. 3-STATE Output High Enable and Disable Times for Low Voltage Logic




FIGURE 10. 3-STATE Output Low Enable and Disable Times for Low Voltage Logic

Symbol	V <sub>cc</sub>
	1.5V ± 0.1V
V <sub>mi</sub>	V <sub>CC</sub> /2
$V_{mo}$	V <sub>CC</sub> /2
V <sub>x</sub>	V <sub>OL</sub> + 0.1V
$V_y$	V <sub>OH</sub> – 0.1V

#### ○ 0.10 B 5.5 0.8 -(0.8)<u>-(0.75)</u> |△|0.10|A| 9000 ABCDEFGHJĶLMNPRTUVW 000000 16 14.4 PIN ONE 0.8 23456 114X0.5<sup>+0.05</sup> Top **Bottom** View 0.15(M) C A B View 0.08(M) C // 0.15 C 000000 SEATING PLANE 1.4 MAX — O.10

#### NOTES:

Physical Dimensions inches (millimeters) unless otherwise noted

- A. THIS PACKAGE CONFORMS TO JEDEC M0-205

  B. ALL DIMENSIONS IN MILLIMETERS

  C. LAND PATTERN RECOMMENDATION: NSMD (Non Solder Mask Defined)
  35MM DIA PADS WITH A SOLDERMASK OPENING OF .45MM CONCENTRIC TO PADS

  D. DRAWING CONFORMS TO ASME Y14.5M-1994

BGA114ArevE

114-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide Package Number BGA114A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com