© 2001 Fairchild Semiconductor Corporation DS500101

www.fairchildsemi.com

with Bushold and 3-STATE Outputs **General Description Features** The LVTH16501 is an 18-bit universal bus transceiver combining D-type latches and D-type flip-flops to allow $5V V_{CC}$ data flow in transparent, latched, and clocked modes.

Low Voltage 18-Bit Universal Bus Transceivers

Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA), and

clock (CLKAB and CLKBA) inputs. The LVTH16501 data inputs include bushold, eliminating

the need for external pull-up resistors to hold unused inputs.

The transceiver is designed for low voltage (3.3V) V_{CC} applications, but with the capability to provide a TTL interface to a 5V environment. The LVTH16501 is fabricated with an advanced BiCMOS technology to achieve high speed operation similar to 5V ABT while maintaining low power dissipation.

- Input and output interface capability to systems at
- Bushold data inputs eliminate the need for external pull-up resistors to hold unused inputs
- Live insertion/extraction permitted
- Power up/down high impedance provides glitch-free bus loading

March 2001

Revised March 2001

- Outputs source/sink –32 mA/+64 mA
- Functionally compatible with the 74 series 16501
- ESD Performance: Human-Body Model > 2000V Machine Model > 200V
 - Charged-Device Model > 1000V

Ordering Code:

FAIRCHILD

74LVTH16501

SEMICONDUCTOR

Y4LVTH16501MEA MS56A 56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300 Wide Y4LVTH16501MTD MTD56 56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code. Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.	Order Number	Package Number	Package Description
	'4LVTH16501MEA	MS56A	56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300 Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.	74LVTH16501MTD	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Connection Diagram

	•		
OEAB —		, 56	- GND
	2	55	- CLKAE
LEAB -			
A ₁	3	54	— В ₁
GND —	4	53	- GND
A ₂ —	5	52	— в ₂
A3 —	6	51	— B ₃
v _{cc} —	7	50	-v _{cc}
A4 —	8	49	— B ₄
A ₅ —	9	48	— B ₅
A ₆ —	10	47	— B ₆
GND —	11	46	— GND
A ₇ —	12	45	— B ₇
A ₈ —	13	44	— B ₈
A ₉ —	14	43	— В ₉
A ₁₀ -	15	42	— B ₁₀
A ₁₁ -	16	4 1	— B _{1 1}
A ₁₂ -	17	40	— B ₁₂
GND —	18	39	— GND
A ₁₃ -	19	38	— В ₁₃
A14	20	37	— В ₁₄
A ₁₅ -	21	36	— B ₁₅
v _{cc} —	22	35	-v _{cc}
A ₁₆ -	23	34	— B ₁₆
A ₁₇ -	24	33	— В ₁₇
GND —	25	32	- GND
A ₁₈ -	26	31	— B ₁₈
OEBA -	27	30	- CLKBA
LEBA —	28	29	- GND

Pin Descriptions

Pin Names	Description
A ₁ -A ₁₈	Data Register A Inputs/3-STATE Outputs
A ₁ –A ₁₈ B ₁ –B ₁₈	Data Register B Inputs/3-STATE Outputs
CLKAB, CLKBA	Clock Pulse Inputs
LEAB, LEBA	Latch Enable Inputs
OEAB, OEBA	Output Enable Inputs

Function Table (Note 1)

	Inp	outs		Output
OEAB	LEAB	CLKAB	An	B _n
L	Х	Х	Х	Z
Н	Н	Х	L	L
н	Н	Х	н	н
н	L	\uparrow	L	L
н	L	Ŷ	н	н
н	L	Н	Х	B ₀ (Note 2)
н	L	L	Х	B ₀ (Note 2) B ₀ (Note 3)

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial $\uparrow = LOW-to-HIGH Clock Transition$ Z = High Impedance


Note 1: A-to-B data flow is shown: B-to-A flow is similar but uses OEBA, LEBA, and CLKBA. OEBA is active LOW

Note 2: Output level before the indicated steady-state input conditions were established, provided that CLKAB was HIGH before LEAB went LOW. Note 3: Output level before the indicated steady-state input conditions were established.

Functional Description

For A-to-B data flow, the device operates in the transparent mode when LEAB is HIGH. When LEAB is LOW, the A data is latched if CLKAB is held at a HIGH or LOW logic level. If LEAB is LOW, the A bus data is stored in the latch/ flip-flop on the LOW-to-HIGH transition of CLKAB. Outputenable OEAB is active-HIGH. When OEAB is HIGH, the outputs are active. When OEAB is LOW, the outputs are in the high-impedance state.

Data flow for B to A is similar to that of A-to-B but uses OEBA, LEBA, and CLKBA. The output enables are complementary (OEAB is active-HIGH and OEBA is active-LOW).



Symbol	Parameter	Value	Conditions	Units
V _{CC}	Supply Voltage	-0.5 to +4.6		V
/1	DC Input Voltage	-0.5 to +7.0		V
/ ₀	DC Output Voltage	-0.5 to +7.0	Output in 3-STATE	V
		-0.5 to +7.0	Output in HIGH or LOW State (Note 5)	V
IK	DC Input Diode Current	-50	V _I < GND	mA
Ж	DC Output Diode Current	-50	V _O < GND	mA
)	DC Output Current	64	V _O > V _{CC} Output at HIGH State	
		128	V _O > V _{CC} Output at LOW State	mA
сс	DC Supply Current per Supply Pin	±64		mA
GND	DC Ground Current per Ground Pin	±128		mA
STG	Storage Temperature	-65 to +150		°C

Recommended Operating Conditions

Symbol	Parameter	Min	Max	Units
V _{CC}	Supply Voltage	2.7	3.6	V
VI	Input Voltage	0	5.5	V
I _{OH}	HIGH-Level Output Current		-32	mA
I _{OL}	LOW-Level Output Current		64	mA
T _A	Free-Air Operating Temperature	-40	85	°C
Δt/ΔV	Input Edge Rate, $V_{IN} = 0.8V-2.0V$, $V_{CC} = 3.0V$	0	10	ns/V

Note 4: Absolute Maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute maximum rated conditions is not implied. Note 5: I_O Absolute Maximum Rating must be observed.

74LVTH16501

DC Electrical Characteristics

Querra la cal	Demonster		V _{cc}	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Unite	0 1141
Symbol	Parameter		(V)	Min	Max	Units	Conditions
V _{IK}	Input Clamp Diode Voltage		2.7		-1.2	V	I _I = -18 mA
V _{IH}	Input HIGH Voltage		2.7-3.6	2.0		V	$V_0 \le 0.1V$ or
V _{IL}	Input LOW Voltage		2.7-3.6		0.8	v	$V_O \ge V_{CC} - 0.1V$
V _{OH}	Output HIGH Voltage		2.7–3.6	V _{CC} - 0.2		V	I _{OH} = -100 μA
			2.7	2.4		V	I _{OH} = -8 mA
			3.0	2.0		V	I _{OH} = -32 mA
V _{OL}	Output LOW Voltage		2.7		0.2	V	I _{OL} = 100 μA
			2.7		0.5	V	I _{OL} = 24 mA
			3.0		0.4	V	I _{OL} = 16 mA
			3.0		0.5	V	I _{OL} = 32 mA
			3.0		0.55	V	I _{OL} = 64 mA
I _{I(HOLD)}	Bushold Input Minimum Drive)	3.0	75		μΑ	V _I = 0.8V
			3.0	-75		μΑ	$V_{I} = 2.0V$
I _{I(OD)}	Bushold Input Over-Drive		3.0	500		μΑ	(Note 6)
	Current to Change State		3.0	-500		μΑ	(Note 7)
l _l	Input Current		3.6		10	μΑ	$V_{I} = 5.5V$
		Control Pins	3.6		±1	μΑ	$V_I = 0V \text{ or } V_{CC}$
			3.6		-5	μΑ	$V_I = 0V$
		Data Pins	3.0		1	μΑ	$V_I = V_{CC}$
I _{OFF}	Power Off Leakage Current		0		±100	μΑ	$0V \le V_I \text{ or } V_O \le 5.5V$
I _{PU/PD}	Power up/down 3-STATE		0–1.5V		±100		V _O = 0.5V to 3.0V
	Output Current		0-1.5V		±100	μΑ	$V_I = GND \text{ or } V_{CC}$
I _{OZL}	3-STATE Output Leakage Cu	rrent	3.6		-5	μΑ	$V_{0} = 0.0V$
I _{OZH}	3-STATE Output Leakage Cu	rrent	3.6		5	μΑ	V _O = 3.6V
I _{OZH} +	3-STATE Output Leakage Cu	rrent	3.6		10	μΑ	$V_{CC} < V_O \le 5.5V$
I _{CCH}	Power Supply Current		3.6		0.19	mA	Outputs HIGH
I _{CCL}	Power Supply Current		3.6		5	mA	Outputs LOW
I _{CCZ}	Power Supply Current		3.6	1	0.19	mA	Outputs Disabled
I _{CCZ} +	Power Supply Current		3.6	1	0.19	mA	$V_{CC} \le V_O \le 5.5 V,$
							Outputs Disabled
ΔI _{CC}	Increase in Power Supply Cu	rrent	3.6	1	0.2	mA	One Input at V _{CC} – 0.6V
	(Note 8)						Other Inputs at V _{CC} or GN

Note 6: An external driver must source at least the specified current to switch from LOW-to-HIGH.

Note 7: An external driver must sink at least the specified current to switch from HIGH-to-LOW. Note 8: This is the increase in supply current for each input that is at the specified voltage level rather than V_{CC} or GND.

Dynamic Switching Characteristics (Note 9)

	0						
Symbol	Parameter	V _{cc}		$T_A = 25^{\circ}C$		Units	Conditions
Cymbol	i urumeter	(V)	Min	Тур	Max	onito	$\textbf{C}_{\textbf{L}}=\textbf{50}~\textbf{pF},~\textbf{R}_{\textbf{L}}=\textbf{500}\Omega$
V _{OLP}	Quiet Output Maximum Dynamic VOL	3.3		0.8		V	(Note 10)

-0.8

V

(Note 10)

 V_{OLV}
 Quiet Output Minimum Dynamic V_{OL}
 3.3

 Note 9: Characterized in SSOP package. Guaranteed parameter, but not tested.

Note 10: Max number of outputs defined as (n). n-1 data inputs are driven 0V to 3V. Output under test held LOW.

			$\textbf{T}_{\textbf{A}}=-\textbf{40}^{\circ}\textbf{C}$ to +85°C, $\textbf{C}_{\textbf{L}}=\textbf{50}$ pF, $\textbf{R}_{\textbf{L}}=\textbf{500}~\Omega$				
Symbol		Parameter	$V_{CC} = 3.3 \pm 0.3$				
			Min	Max	Min	Max	1
MAX	CLKAB or CLKBA to B or A		150		150		MHz
PLH	Propagation Delay		1.3	5.1	1.3	5.6	
PHL	Data to Outputs		1.3	4.7	1.3	5.3	ns
PLH	Propagation Delay		1.5	5.5	1.5	6.1	ns
PHL	LEBA or LEAB to B or A		1.5	5.1	1.5	5.7	113
PLH	Propagation Delay		1.3	56	1.3	6.2	ns
PHL	CLKBA or CLKAB to B or A		1.3	5.1	1.3	5.7	
PZH	Output Enable Time		1.3	4.9	1.3	5.6	ns
PZL			1.3	5.4	1.3	6.2	
PHZ	Output Disable Time		1.7	5.9	1.7	6.6	ns
PLZ			1.7	5.8	1.7	6.3	
s	Setup Time	A before CLKAB	2.1		2.4		1 –
		B before CLKBA	2.1		2.4		ns
		A or B before LE, CLK HIGH	2.4		1.6		
		A or B before LE, CLK LOW	2.4		1.6		<u> </u>
t _H	Hold Time	A or B after CLK	1.0		1.0		ns
		A or B after LE	1.7		1.7		
tw	Pulse Width	LE HIGH	3.3		3.3		ns
	Output to Output Skow (Note	CLK HIGH or LOW	3.3	1.0	3.3	1.0	
OSLH OSHL	Output to Output Skew (Note			1.0 1.0		1.0 1.0	ns
Symbol		Parameter Cond			Typical		
	Input Capacitance $V_{CC} = 0V, V_1 = 0V \text{ or } V_1 = 0V \text{ or } V_2 = 0V$						Units
21/0 Note 12: Ca	Input/Output Capacitance	$V_{CC} = 0V, V_1 = 0V \text{ or } V$ $V_{CC} = 3.0V, V_0 = 0V \text{ c}$ ncy f = 1 MHz, per MIL-STD-883, Method 30	/cc or V _{CC}		4		pF pF

74LVTH16501

