General Do	escript	ion		Features Typical propagation delay of 350 ps <100 ps skew between outputs Max I <sub>CC</sub> of 28 mA at 25°C When TTL input is left Open Q output defaults HIGH								
The 100LVELT2	2 is a LV	TTL/LVCM	OS to differential									
Both outputs of a	a differentia	l pair shoul	d be terminated in									
50 $\Omega$ to V <sub>CC</sub> - 2.0	V even if or	nly one outp	ut is being used. If									
an output pair is (un-terminated).	s unused b	oth outputs	s can be left open	<ul> <li>Fairchild MSOP-8 package is a drop-in replacement to ON TSSOP-8</li> </ul>								
The 100 series is	temperatur	e compens	ated.	■ Flow through pinout								
				Meets or exceeds JEDEC specification EIA/JESD78 IC latch-up test								
				Moisture Sensitivity Level 1								
				■ ESD Performance:								
				Human Body Model > 2000V								
Ordering (	Code:											
		Product										
Order Number	Package	Code		Package Description								
	Number	Top Mark	Q Lood Small Outlin	a Interroted Circuit (SOLO) IEDEC MC 042-0 450" Norrow								
100LVELT22M	MA08D	KR22	8-Lead Small Outlin	all Outline Package (MSOP), JEDEC MS-012, 0.150 Narrow								
(Preliminary)	11, 1002											
Devices also available	in Tape and R	Reel. Specify by	appending suffix letter "X"	' to the ordering code.								
Connectio	n Diag	ram		Logic Diagram								
Q0 -		$\overline{}$	8 Vaa									
-0	2			Q <sub>0</sub>								
ୟ() - ଇ	2		/ = 00									
Q <sub>1</sub> -	3		6 – D <sub>1</sub>	-								
Q <sub>1</sub> -	4		5 GND									
	Тор	View		$Q_1$ $D_1$								
				$\overline{\mathbf{Q}}_1$								
Pin Descri	ptions											
Pin Descri	ptions	De	escription									
Pin Descri Pin Nan	ptions	De LVPECL Di	escription fferential Outputs									
Pin Descri           Pin Nan           Q <sub>n</sub> , Q̄ <sub>n</sub> D <sub>0</sub> , D <sub>1</sub>	ptions	De LVPECL Di LVTTL/LVC	escription fferential Outputs MOS Inputs									
Pin Descri           Pin Nan           Qn,	ptions	De LVPECL Di LVTTL/LVC Positive Su	escription fferential Outputs MOS Inputs pply									

100LVELT22 3.3V Dual LVTTL/LVCMOS to Differential LVPECL Translator

January 2003

Revised January 2003

FAIRCHILD

SEMICONDUCTOR

## Absolute Maximum Ratings(Note 1)

Supply Voltage (V <sub>CC</sub> )	0.0V to +7.0V
Input Voltage (V <sub>I</sub> ) $V_{I} \leq V_{CC}$	0.0V to +7.0V
DC Output Current (I <sub>OUT</sub> )	
Continuous	50 mA
Surge	100 mA
Storage Temperature (T <sub>STG</sub> )	$-65^{\circ}C$ to $+150^{\circ}C$

# Recommended Operating Conditions

Power Supply Operating LVTTL/LVCMOS Input Voltage Free Air Operating Temperature (T<sub>A</sub>)  $V_{CC} = 3.0V$  to 3.8V0.0V to  $V_{CC}$ -40°C to +85°C

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

### LVPECL DC Electrical Characteristics V<sub>CC</sub> = 3.3V; GND = 0.0V (Note 2)

Symbol	Paramotor	<b>−40°C</b>			25°C			85°C			Unite
	Faiametei	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	onita
I <sub>CC</sub>	Power Supply Current			28			28			29	mA
V <sub>OH</sub>	Output HIGH Voltage (Note 3)	2215		2420	2275		2420	2275		2420	mV
V <sub>OL</sub>	Output LOW Voltage (Note 3)	1470		1745	1490		1680	1490		1680	mV
Note 2: Output parameters vary 1 to 1 with V <sub>CC</sub> . V <sub>CC</sub> can vary ±0.15V.											

Note 3: Outputs are terminated through a 50  $\!\Omega$  resistor to  $V_{CC}$  – 2.0V.

Note: Devices are designed to meet the DC specifications after thermal equilibrium has been established. Circuit is tested with air flow greater than 500LFPM maintained.

### LVTTL/LVCMOS DC Electrical Characteristics V<sub>CC</sub> = 3.3V; GND = 0.0V (Note 4)

Symbol	Parameter	T <sub>A</sub> =	= -40°C to 8	5°C	Unite	Condition			
		Min	Тур	Max	Onits	Condition			
IIH	Input HIGH Current			20		V <sub>IN</sub> = 2.7V			
				100	μΑ	$V_{IN} = V_{CC}$			
IIL	Input LOW Current			-200	μΑ	$V_{IN} = 0.5V$			
V <sub>IK</sub>	Clamp Diode Voltage			-1.2	V	I <sub>IN</sub> = -18 mA			
V <sub>IH</sub>	Input HIGH Voltage	2.0			V				
V <sub>IL</sub>	Input LOW Voltage			0.8	V				

Note 4:  $V_{CC}$  can vary ±0.15V.

Note: Devices are designed to meet the DC specifications after thermal equilibrium has been established. Circuit is tested with air flow greater than 500LFPM maintained.

### AC Electrical Characteristics $V_{CC} = 3.3V$ ; GND = 0.0V (Note 5)

Symbol	Paramotor	_40°C			25°C			85°C			Unite	Figure
	Falameter	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Units	Number
f <sub>MAX</sub>	Maximum Toggle Frequency		TBD			TBD			TBD		MHz	
t <sub>JITTER</sub>	Cycle-to-Cycle Jitter		TBD			TBD			TBD		ps	
t <sub>PLH</sub> / t <sub>PHL</sub>	Propagation Delay (Note 6)	200	350	600	200	350	600	200	350	600	ps	Figure 1
t <sub>SKEW</sub>	Skew Output-to-Output		30	100		30	100		30	100	00	
	Part-to-Part			400			400			400	ps	
t <sub>r</sub> , t <sub>f</sub>	Output Rise Time Q (20% to 80%)	200		550	200		500	200		500	ns	Figure 2

Note 5: V<sub>CC</sub> can vary ±0.15V.

Note 6: Specifications for standard LVTTL input signal (see Figure 1).

www.fairchildsemi.com







www.fairchildsemi.com