


**14-Bit Registered Buffer**
**Product Features**

- PI74 SSTV16857 is designed for low-voltage operation,  $V_{DD} = V_{DDQ} = 2.3V$  to  $2.7V$
- Supports SSTL\_2 Class I and II specifications
- SSTL\_2 Input and Output Levels
- Designed for DDR Memory
- Flow-Through Architecture
- Packaging:
  - 48-pin, 240-mil wide plastic TSSOP (A)
  - 48-pin, 240-mil wide Lead-Free plastic TSSOP (AE)

**Product Pin Configuration**

**Product Description**

Pericom Semiconductor's PI74SSTV16857 series of logic circuits are produced using the Company's advanced 0.35 micron CMOS technology, achieving industry leading speed.

The 14-bit PI74SSTV16857 universal bus driver is designed for 2.3V to 2.7V  $V_{DD}$  operation and SSTL\_2 I/O Levels except for the  $\overline{RESET}$  input which is LVCMOS.


Data flow from D to Q is controlled by the differential clock, CLK,  $\overline{CLK}$  and  $\overline{RESET}$ . Data is triggered on the positive edge of CLK.  $\overline{CLK}$  must be used to maintain noise margins.

$\overline{RESET}$  must be supported with LVCMOS levels as  $V_{REF}$  may not be stable during power-up.  $\overline{RESET}$  is asynchronous and is intended for power-up only and when low assures that all of the registers reset to the Low State, Q outputs are low, and all input receivers, data and clock, are switched off.

Pericom's PI74SSTV16857 is characterized for operation from 0° to 70°C.

**Product Pin Description**

Pin Name	Description
$\overline{RESET}$	Reset (Active Low)
CLK	Clock Input
$\overline{CLK}$	Clock Input
D	Data Input
Q	Data Output
GND	Ground
$V_{DD}$	Core Supply Voltage
$V_{DDQ}$	Output Supply Voltage
$V_{REF}$	Input Reference Voltage

**Logic Block Diagram**


**Truth Table<sup>(4)</sup>**

Inputs				Outputs
RESET	CLK	CLK	D	Q
L	X	X	X	L
H	↑	↓	H	H
H	↑	↓	L	L
H	L or H	L or H	X	Q <sub>0</sub> <sup>(2)</sup>

**Notes:**

- H = High Signal Level  
 L = Low Signal Level  
 ↑ = Transition LOW-to-HIGH  
 ↓ = Transition HIGH-to-LOW  
 X = Irrelevant
- Output level before the indicated steady state input conditions were established.

**Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

Item	Symbol/Conditions	Ratings	Units
Storage temperature	$T_{stg}$	-65 to 150	°C
Supply voltage	$V_{DD}$ or $V_{DDQ}$	-0.5 to 3.6	V
Input voltage <sup>(1)</sup>	$V_I$	-0.5 to $V_{DD} + 0.5$	
Output voltage <sup>(1,2)</sup>	$V_O$	-0.5 to $V_{DDQ} + 0.5$	
Input clamp current	$I_{IK}, V_I < 0$	-50	mA
Output clamp current	$I_{OK}, V_O < 0$	±50	
Continuous output current	$I_O, V_O = 0$ to $V_{DDQ}$	±50	
$V_{DD}, V_{DDQ}$ or GND current/pin	$I_{DD}, I_{DDQ}$ or $I_{GND}$	±100	
Package Thermal Impedance <sup>(3)</sup>	$\theta_{JA}$	70	°C/W

**Note:**

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**Notes:**

- The input and output negative voltage ratings may be excluded if the input and output clamp ratings are observed.
- This current will flow only when the output is in the high state level  $V_O > V_{DDQ}$ .
- The package thermal impedance is calculated in accordance with JESD 51.

**Recommended Operating Conditions**

Parameters	Description		Min.	Nom.	Max.	Units
V <sub>DD</sub>	Supply Voltage		2.3	2.5	2.7	V
V <sub>DDQ</sub>	I/O Supply Voltage		2.3	2.5	2.7	
V <sub>REF</sub>	Reference Voltage V <sub>REF</sub> = 0.5X V <sub>DDQ</sub>		1.15	1.25	1.35	
V <sub>TT</sub>	Termination Voltage		V <sub>REF</sub> -0.04	V <sub>REF</sub>	V <sub>REF</sub> +0.04	
V <sub>IH</sub>	DC Input High Voltage	Data Inputs	V <sub>REF</sub> +0.15		V <sub>DDQ</sub> +0.3	
V <sub>IL</sub>	DC Input Low Voltage		-0.3		V <sub>REF</sub> -0.15	
V <sub>IH</sub>	Input High Voltage	$\overline{\text{RESET}}$	1.7		V <sub>DDQ</sub> +0.3	
V <sub>IL</sub>	Input Low Voltage		-0.3		0.8	
V <sub>IN</sub>	Input Voltage Level	CLK, $\overline{\text{CLK}}$	-0.3			
V <sub>ID</sub>	Input Differential Voltage		0.36		V <sub>DDQ</sub> +0.6	
V <sub>IX</sub>	Cross Point Voltage of Differential Clock Pair		(V <sub>DDQ</sub> /2) -0.2		(V <sub>DDQ</sub> /2) +0.2	
I <sub>OH</sub>	High-Level Output Current				-20	mA
I <sub>OL</sub>	Low-Level Output Current				20	
T <sub>A</sub>	Operating Free-Air Temperature		0		70	°C

**DC Electrical Characteristics**

 (Over the Operating Range,  $T_A = 0^\circ\text{C}$  to  $+70^\circ\text{C}$ ,  $V_{DD} = 2.5\text{V} \pm 200\text{mV}$ ,  $V_{DDQ} = 2.5\text{V} \pm 200\text{mV}$ )

Parameters		Test Conditions	VCC	Min.	Typ. <sup>(1)</sup>	Max.	Units	
$V_{IK}$		$I_I = -18\text{mA}$	2.3V			-1.2	V	
$V_{OH}$		$I_{OH} = -100\mu\text{A}$	2.3V-2.7V	$V_{ID} - 0.2\text{V}$				
		$I_{OH} = -16\text{mA}$	2.3V	1.95				
$V_{OL}$		$I_{OL} = 100\mu\text{A}$	2.3V-2.7V			0.2		
		$I_{OH} = 16\text{mA}$	2.3V			0.35		
$I_I$	All Inputs,	$V_I = V_{ID}$ or GND	2.7V			5	$\mu\text{A}$	
$I_{DD}$	Standby (Static)	$\overline{\text{RESET}} = \text{GND}$	2.7V			10		mA
	Operating Static	$V_I = V_{IH}(\overline{\text{AC}})$ or $V_{I1}(\text{AC})$ , $\overline{\text{RESET}} = V_{ID}$				56		
$I_{DD}$	Dynamic Operating - Clock only	$\overline{\text{RESET}} = V_{ID}$ $V_I = V_{IH}(\overline{\text{CK}})$ or $V_{I1}(\overline{\text{CK}})$ , CK and $\overline{\text{CK}}$ switching 50% duty cycle		$I_O = 0$		52		$\mu\text{A}/$ clock MHz
	Dynamic Operating - per each data input	$\overline{\text{RESET}} = V_{ID}$ $V_I = V_{IH}(\overline{\text{CK}})$ or $V_{I1}(\overline{\text{CK}})$ , CK and $\overline{\text{CK}}$ switching 50% duty cycle. One data input switching at half clock frequency, 50% duty cycle				9		$\mu\text{A}/$ clock MHz Data
$r_{OH}$	Output High	$I_{OH} = -20\text{mA}$	2.3V-2.7V	7		20	ohm	
$r_{OL}$	Output Low	$I_{OL} = 20\text{mA}$	2.3V-2.7V	7		20		
$r_{d(\Delta)}$	$r_{OH}r_{OL}$	$I_O = 20\text{mA}$ , $T_A = 25^\circ\text{C}$	2.5V			6	pF	
$C_1$	Data inputs	$V_I = V_{RF} \pm 350\text{mV}$		2.0		3.5		
	CK and $\overline{\text{CK}}$	$V_{IK} = 1.25\text{V}$ , $V_{IH} = 360\text{mV}$	2.5V	2.0		3.5		

**Notes:**

 4. Typical values are at  $V_{DD} = \text{Nominal } V_{DD}$ ,  $T_A = +25^\circ\text{C}$ .

**Timing Requirements** (over recommended operating free-air temperature range, unless otherwise noted)

		V <sub>DD</sub> =2.5V ±0.2V		Unit
		Min.	Max.	
f <sub>clock</sub>	Clock Frequency		200	MHz
t <sub>W</sub>	Pulse Duration	2.5		ns
t <sub>act</sub>	Differential inputs active time <sup>(5)</sup>	22		
t <sub>inact</sub>	Output slew rate differential inputs inactive time <sup>(6)</sup>	22		
t <sub>SU</sub>	Setup time, fast slew rate <sup>(7,9)</sup>	Data before CK↑ , $\overline{\text{CK}}\downarrow$	0.75	
	Setup time, slow slew rate <sup>(8,9)</sup>		0.9	
t <sub>h</sub>	Hold time , fast slew rate <sup>(7,9)</sup>	Data before CK↑ , $\overline{\text{CK}}\downarrow$	0.75	
	Hold time, slow slew rate <sup>(8,9)</sup>		0.9	


**Notes:**

5. Data inputs must be held low for a minimum time of t<sub>act</sub> min , after  $\overline{\text{RESET}}$  is taken high
6. Data and clock inputs must be held at valid levels (not floating) for a minimum time of t<sub>inact</sub> min, after  $\overline{\text{RESET}}$  is taken low.
7. Data signal input slew rate ≥ 1 V/ns
8. Data signal input slew rate ≥ 0.5V/ns and <1V/ns
9. CLK,  $\overline{\text{CLK}}$  input slew rates are ≥ 1 V/ns.

**Switching characteristics** (over recommended operating free-air temperature range, unless otherwise noted.)


(See test circuits and switching waveforms).

Parameter	From (Input)	To (Output)	V <sub>DD</sub> = 2.5V ±0.2V			Units
			Min.	Typ.	Max.	
f <sub>max</sub>			200			MHz
t <sub>pd</sub>	CLK, $\overline{\text{CLK}}$	Q	1.1		2.8	ns
t <sub>pl</sub>	$\overline{\text{RESET}}$	Q			5.0	

**Test Circuit and Switching Waveforms**

**Parameter Measurement Information ( $V_{DD} = 2.5V \pm 0.2V$ )**
**Notes:**

8.  $C_L$  includes probe and jig capacitance.
9.  $I_{DD}$  tested with clock and data inputs held at  $V_{DD}$  or GND, and  $I_O = 0\text{mA}$ .
10. All input pulses are supplied by generators having the following characteristics:  
 $PRR \leq 10\text{MHz}$ ,  $Z_O = 50\Omega$ . Input slew rate =  $1\text{V/ns} \pm 20\%$  (unless otherwise specified).
11. The outputs are measured one at a time with one transition per measurement.
12.  $V_{TT} = V_{REF} = V_{DDQ}/2$
13.  $V_{IH} = V_{REF} + 350\text{mV}$  (ac voltage levels) for SSTL inputs.  $V_{IH} = V_{DD}$  for LVC MOS input.
14.  $V_{IL} = V_{REF} + 350\text{mV}$  (ac voltage levels) for SSTL inputs.  $V_{IL} = \text{GND}$  for LVC MOS input.
15.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

48-Pin TSSOP Package (A)



Ordering Information

Ordering Code	Package Type	Operating Range
PI74SSTV16857A	48-Pin, 240-mil TSSOP	0°C to 70°C
PI74SSTV16857AE	48-Pin, 240-mil TSSOP (Pb-Free)	0°C to 70°C

Pericom Semiconductor Corporation

2380 Bering Drive • San Jose, CA 95131 • 1-800-435-2336 • Fax (408) 435-1100 • <http://www.pericom.com>