



14-BIT REGISTERED BUFFER WITH SSTL I/O

IDT74SSTV16857

FEATURES:

- 1:1 registered buffer
- Meets or exceeds JEDEC standards for SSTV16857 and SSTVN16857
- 2.3V to 2.7V operation for PC1600, PC2100, and PC2700
- 2.5V to 2.7V operation for PC3200
- SSTL_2 Class II style data inputs/outputs
- Differential CLK input
- $\overline{\text{RESET}}$ control compatible with LVC MOS levels
- Flow-through architecture for optimum PCB design
- Drive up to equivalent of 18 SDRAM loads
- Latch-up performance exceeds 100mA
- ESD >2000V per MIL-STD-883, Method 3015; >200V using machine model (C = 200pF, R = 0)
- Available in TSSOP package

DESCRIPTION:

The SSTV16857 is a 14-bit registered buffer designed for 2.3V-2.7V V_{DD} for PC1600-PC2700, and 2.5V-2.7V V_{DD} for PC3200, and supports low standby operation. All data inputs and outputs are SSTL_2 level compatible with JEDEC standard for SSTL_2.


$\overline{\text{RESET}}$ is an LVC MOS input since it must operate predictably during the power-up phase. $\overline{\text{RESET}}$, which can be operated independent of CLK and $\overline{\text{CLK}}$, must be held in the low state during power-up in order to ensure predictable outputs (low state) before a stable clock has been applied.

$\overline{\text{RESET}}$, when in the low state, will disable all input receivers, reset all registers, and force all outputs to a low state, before a stable clock has been applied. With inputs held low and a stable clock applied, outputs will remain low during the Low-to-High transition of $\overline{\text{RESET}}$.

APPLICATIONS:

- Along with CSPT857C/D, Zero Delay PLL Clock buffer, provides complete solution for DDR1 DIMMs

FUNCTIONAL BLOCK DIAGRAM




The IDT logo is a registered trademark of Integrated Device Technology, Inc.

INDUSTRIAL TEMPERATURE RANGE

February 2009

PIN CONFIGURATION



TSSOP
TOP VIEW

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Description	Max.	Unit
V _{DD} or V _{DDQ}	Supply Voltage Range	-0.5 to 3.6	V
V _I ⁽²⁾	Input Voltage Range	-0.5 to V _{DD} + 0.5	V
V _O ⁽³⁾	Output Voltage Range	-0.5 to V _{DDQ} + 0.5	V
I _{IK}	Input Clamp Current, V _I < 0	-50	mA
I _{OK}	Output Clamp Current, V _O < 0 or V _O > V _{DDQ}	±50	mA
I _O	Continuous Output Current, V _O = 0 to V _{DDQ}	±50	mA
V _{DD}	Continuous Current through each V _{DD} , V _{DDQ} or GND	±100	mA
T _{STG}	Storage Temperature Range	-65 to +150	°C

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- The input and output negative voltage ratings may be exceeded if the ratings of the I/P and O/P clamp current are observed.
- The output current will flow if the following conditions are observed:
 - Output in HIGH state
 - V_O = V_{DDQ}

FUNCTION TABLE⁽¹⁾

Input				Q Outputs
$\overline{\text{RESET}}$	CLK	$\overline{\text{CLK}}$	D	
H	↑	↓	L	L
H	↑	↓	H	H
H	L or H	L or H	X	Q ⁽²⁾
L	X	X	X	L

NOTES:

- H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care
↑ = LOW to HIGH
↓ = HIGH to LOW
- Q = Output level before the indicated steady-state conditions were established.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (PC1600-PC2700)

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $V_{DD} = 2.5\text{V} \pm 0.2\text{V}$, $V_{DDQ} = 2.5\text{V} \pm 0.2\text{V}$

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_{IK}	Control Inputs	$V_{DD} = 2.3\text{V}$, $I_I = -18\text{mA}$	—	—	-1.2	V
V_{OH}		$V_{DD} = 2.3\text{V}$ to 2.7V , $I_{OH} = -100\mu\text{A}$	$V_{DD} - 0.2$	—	—	V
		$V_{DD} = 2.3\text{V}$, $I_{OH} = -16\text{mA}$	1.95	—	—	
V_{OL}		$V_{DD} = 2.3\text{V}$ to 2.7V , $I_{OL} = 100\mu\text{A}$	—	—	0.2	V
		$V_{DD} = 2.3\text{V}$, $I_{OL} = 16\text{mA}$	—	—	0.35	
I_I	All Inputs	$V_{DD} = 2.7\text{V}$, $V_I = V_{DD}$ or GND	—	—	± 5	μA
I_{DD}	Static Standby	$I_O = 0$, $V_{DD} = 2.7\text{V}$, $\overline{\text{RESET}} = \text{GND}$	—	—	0.01	mA
	Static Operating	$I_O = 0$, $V_{DD} = 2.7\text{V}$, $\overline{\text{RESET}} = V_{DD}$, $V_I = V_{IH}(\text{AC})$ or $V_{IL}(\text{AC})$	—	—	—	
I_{DDQ}	Dynamic Operating (Clock Only)	$I_O = 0$, $V_{DD} = 2.7\text{V}$, $\overline{\text{RESET}} = V_{DD}$, $V_I = V_{IH}(\text{AC})$ or $V_{IL}(\text{AC})$, CLK and $\overline{\text{CLK}}$ Switching 50% Duty Cycle.	—	—	—	$\mu\text{A}/\text{Clock}$ MHz
	Dynamic Operating (Per Each Data Input)	$I_O = 0$, $V_{DD} = 2.7\text{V}$, $\overline{\text{RESET}} = V_{DD}$, $V_I = V_{IH}(\text{AC})$ or $V_{IL}(\text{AC})$, CLK and $\overline{\text{CLK}}$ Switching 50% Duty Cycle. One Data Input Switching at Half Clock Frequency, 50% Duty Cycle.	—	—	—	$\mu\text{A}/\text{Clock}$ MHz/Data Input
r_{OH}	Output HIGH	$V_{DD} = 2.3\text{V}$ to 2.7V , $I_{OH} = -20\text{mA}$	7	—	20	Ω
r_{OL}	Output LOW	$V_{DD} = 2.3\text{V}$ to 2.7V , $I_{OH} = 20\text{mA}$	7	—	20	Ω
$r_{O(\Delta)}$	$ r_{OH} - r_{OL} $ each separate bit	$V_{DD} = 2.5\text{V}$, $T_A = 25^{\circ}\text{C}$, $I_{OH} = -20\text{mA}$	—	—	4	Ω
C_I	Data Inputs	$V_{DD} = 2.5\text{V}$, $V_I = V_{REF} \pm 310\text{mV}$	2.5	—	3.5	pF
	CLK and $\overline{\text{CLK}}$	$V_{ICR} = 1.25\text{V}$, $V_I(\text{PP}) = 360\text{mV}$	2.5	—	3.5	
	$\overline{\text{RESET}}$	$V_I = V_{DD}$ or GND	—	—	—	

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (PC3200)

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $V_{DD} = 2.6\text{V} \pm 0.1\text{V}$, $V_{DDQ} = 2.6\text{V} \pm 0.1\text{V}$

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_{IK}	Control Inputs	$V_{DD} = 2.5\text{V}$, $I_I = -18\text{mA}$	—	—	-1.2	V
V_{OH}		$V_{DD} = 2.5\text{V}$ to 2.7V , $I_{OH} = -100\mu\text{A}$	$V_{DD} - 0.2$	—	—	V
		$V_{DD} = 2.5\text{V}$, $I_{OH} = -16\text{mA}$	1.95	—	—	
V_{OL}		$V_{DD} = 2.5\text{V}$ to 2.7V , $I_{OL} = 100\mu\text{A}$	—	—	0.2	V
		$V_{DD} = 2.5\text{V}$, $I_{OL} = 16\text{mA}$	—	—	0.35	
I_I	All Inputs	$V_{DD} = 2.7\text{V}$, $V_I = V_{DD}$ or GND	—	—	± 5	μA
I_{DD}	Static Standby	$I_O = 0$, $V_{DD} = 2.7\text{V}$, $\overline{\text{RESET}} = \text{GND}$	—	—	0.01	mA
	Static Operating	$I_O = 0$, $V_{DD} = 2.7\text{V}$, $\overline{\text{RESET}} = V_{DD}$, $V_I = V_{IH}(\text{AC})$ or $V_{IL}(\text{AC})$	—	—	—	
I_{DDQ}	Dynamic Operating (Clock Only)	$I_O = 0$, $V_{DD} = 2.7\text{V}$, $\overline{\text{RESET}} = V_{DD}$, $V_I = V_{IH}(\text{AC})$ or $V_{IL}(\text{AC})$, CLK and $\overline{\text{CLK}}$ Switching 50% Duty Cycle.	—	—	—	$\mu\text{A}/\text{Clock}$ MHz
	Dynamic Operating (Per Each Data Input)	$I_O = 0$, $V_{DD} = 2.7\text{V}$, $\overline{\text{RESET}} = V_{DD}$, $V_I = V_{IH}(\text{AC})$ or $V_{IL}(\text{AC})$, CLK and $\overline{\text{CLK}}$ Switching 50% Duty Cycle. One Data Input Switching at Half Clock Frequency, 50% Duty Cycle.	—	—	—	$\mu\text{A}/\text{Clock}$ MHz/Data Input
r_{OH}	Output HIGH	$V_{DD} = 2.5\text{V}$ to 2.7V , $I_{OH} = -20\text{mA}$	7	—	20	Ω
r_{OL}	Output LOW	$V_{DD} = 2.5\text{V}$ to 2.7V , $I_{OH} = 20\text{mA}$	7	—	20	Ω
$r_{O(\Delta)}$	$ r_{OH} - r_{OL} $ each separate bit	$V_{DD} = 2.6\text{V}$, $T_A = 25^{\circ}\text{C}$, $I_{OH} = -20\text{mA}$	—	—	4	Ω
C_I	Data Inputs	$V_{DD} = 2.6\text{V}$, $V_I = V_{REF} \pm 310\text{mV}$	2.5	—	3.5	pF
	CLK and $\overline{\text{CLK}}$	$V_{ICR} = 1.3\text{V}$, $V_I(\text{PP}) = 360\text{mV}$	2.5	—	3.5	
	$\overline{\text{RESET}}$	$V_I = V_{DD}$ or GND	—	—	—	

OPERATING CHARACTERISTICS (PC1600-PC2700), $T_A = 25^\circ\text{C}^{(1)}$

Symbol	Parameter		Min.	Typ.	Max.	Unit
V _{DD}	Supply Voltage		V _{DDQ}	—	2.7	V
V _{DDQ}	Output Supply Voltage		2.3	2.5	2.7	V
V _{REF}	Reference Voltage (V _{REF} =V _{DDQ} /2)		1.15	1.25	1.35	V
V _{TT}	Termination Voltage		V _{REF} - 40mV	V _{REF}	V _{REF} + 40mV	V
V _I	Input Voltage		0	—	V _{DD}	V
V _{IH}	AC High-Level Input Voltage	Data Inputs	V _{REF} + 310mV	—	—	V
V _{IL}	AC Low-Level Input Voltage	Data Inputs	—	—	V _{REF} - 310mV	V
V _{IH}	DC High-Level Input Voltage	Data Inputs	V _{REF} + 150mV	—	—	V
V _{IL}	DC Low-Level Input Voltage	Data Inputs	—	—	V _{REF} - 150mV	V
V _{IH}	High-Level Input Voltage	$\overline{\text{RESET}}$	1.7	—	—	V
V _{IL}	Low-Level Input Voltage	$\overline{\text{RESET}}$	—	—	0.7	V
V _{ICR}	Common-Mode Input Range	CLK, $\overline{\text{CLK}}$	0.97	—	1.53	V
V _{I(PP)}	Peak-to-Peak Input Voltage	CLK, $\overline{\text{CLK}}$	360	—	—	mV
I _{OH}	High-Level Output Current		—	—	- 20	mA
I _{OL}	Low-Level Output Current		—	—	20	
T _A	Operating Free-Air Temperature		- 40	—	+85	°C

NOTE:

1. The $\overline{\text{RESET}}$ input of the device must be held at V_{DD} or GND to ensure proper device operation.

OPERATING CHARACTERISTICS (PC3200), $T_A = 25^\circ\text{C}^{(1)}$

Symbol	Parameter		Min.	Typ.	Max.	Unit
V _{DD}	Supply Voltage		V _{DDQ}	—	2.7	V
V _{DDQ}	Output Supply Voltage		2.5	2.5	2.7	V
V _{REF}	Reference Voltage (V _{REF} =V _{DDQ} /2)		1.25	1.3	1.35	V
V _{TT}	Termination Voltage		V _{REF} - 40mV	V _{REF}	V _{REF} + 40mV	V
V _I	Input Voltage		0	—	V _{DD}	V
V _{IH}	AC High-Level Input Voltage	Data Inputs	V _{REF} + 310mV	—	—	V
V _{IL}	AC Low-Level Input Voltage	Data Inputs	—	—	V _{REF} - 310mV	V
V _{IH}	DC High-Level Input Voltage	Data Inputs	V _{REF} + 150mV	—	—	V
V _{IL}	DC Low-Level Input Voltage	Data Inputs	—	—	V _{REF} - 150mV	V
V _{IH}	High-Level Input Voltage	$\overline{\text{RESET}}$	1.7	—	—	V
V _{IL}	Low-Level Input Voltage	$\overline{\text{RESET}}$	—	—	0.7	V
V _{ICR}	Common-Mode Input Range	CLK, $\overline{\text{CLK}}$	0.97	—	1.53	V
V _{I(PP)}	Peak-to-Peak Input Voltage	CLK, $\overline{\text{CLK}}$	360	—	—	mV
I _{OH}	High-Level Output Current		—	—	- 20	mA
I _{OL}	Low-Level Output Current		—	—	20	
T _A	Operating Free-Air Temperature		- 40	—	+85	°C

NOTE:

1. The $\overline{\text{RESET}}$ input of the device must be held at V_{DD} or GND to ensure proper device operation.

TIMING REQUIREMENTS OVER RECOMMENDED OPERATING FREE-AIR TEMPERATURE RANGE

Symbol	Parameter	PC1600 - PC2700		PC3200		Unit	
		Min.	Max.	Min.	Max.		
CLOCK	Clock Frequency	—	200	—	220	MHz	
t _w	Pulse Duration, CLK, $\overline{\text{CLK}}$ HIGH or LOW	2.5	—	2.5	—	ns	
t _{ACT}	Differential Inputs Active Time ⁽¹⁾	—	22	—	22	ns	
t _{INACT}	Differential Inputs Inactive Time ⁽²⁾	—	22	—	22	ns	
t _{SU}	Setup Time, Fast Slew Rate ^(3,5)	Data Before CLK \uparrow , CLK \downarrow	0.65	—	0.65	—	ns
	Setup Time, Slow Slew Rate ^(4,5)		0.75	—	0.75	—	ns
t _H	Hold Time, Fast Slew Rate ^(3,5)	Data Before CLK \uparrow , CLK \downarrow	0.75	—	0.75	—	ns
	Hold Time, Slow Slew Rate ^(2,5)		0.9	—	0.9	—	ns

NOTES:

1. Data inputs must be low a minimum time of t_{ACT} max., after $\overline{\text{RESET}}$ is taken HIGH.
2. Data and clock inputs must be held at valid levels (not floating) a minimum time of t_{INACT} max., after $\overline{\text{RESET}}$ is taken LOW.
3. For data signal input slew rate is $\geq 1\text{V/ns}$.
4. For data signal input slew rate is $\geq 0.5\text{V/ns}$ and $< 1\text{V/ns}$.
5. CLK, $\overline{\text{CLK}}$ signal input slew rates are $\geq 1\text{V/ns}$.


SWITCHING CHARACTERISTICS OVER RECOMMENDED FREE-AIR OPERATING RANGE (UNLESS OTHERWISE NOTED)

Symbol	Parameter	PC1600 - PC2700		PC3200		Unit
		Min.	Max.	Min.	Max.	
f _{MAX}		200	—	220	—	MHz
t _{PDM}	CLK and $\overline{\text{CLK}}$ to Q	1.1	2.8	1.1	2.4 ⁽¹⁾	ns
t _{PDMSS}	CLK and $\overline{\text{CLK}}$ to Q (simultaneous switching)	—	—	—	2.7	ns
t _{PHL}	$\overline{\text{RESET}}$ to Q	—	5	—	5	ns


NOTE:

1. 2.8ns for parts assembled and tested prior to WW14, 2004.


TEST CIRCUITS AND WAVEFORMS
FOR PC1600-PC2700, $V_{DD} = 2.5V \pm 0.2V$
FOR PC3200, $V_{DD} = 2.6V \pm 0.1V$




Load Circuit




Voltage and Current Waveforms
Inputs Active and Inactive Times




Voltage Waveforms - Propagation Delay Times



Voltage Waveforms - Pulse Duration



Voltage Waveforms - Propagation Delay Times




Voltage Waveforms - Setup and Hold Times

NOTES:

1. C_L includes probe and jig capacitance.
2. I_{DD} tested with clock and data inputs held at V_{DD} or GND, and $I_o = 0mA$.
3. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10MHz$, $Z_o = 50\Omega$, input slew rate = $1 V/ns \pm 20\%$ (unless otherwise specified).
4. The outputs are measured one at a time with one transition per measurement.
5. $V_{TT} = V_{REF} = V_{DD}/2$
6. $V_{IH} = V_{REF} + 310mV$ (AC voltage levels) for differential inputs. $V_{IH} = V_{DD}$ for LVC MOS input.
7. $V_{IL} = V_{REF} - 310mV$ (AC voltage levels) for differential inputs. $V_{IL} = GND$ for LVC MOS input.
8. t_{PLH} and t_{PHL} are the same as t_{PD} .

ORDERING INFORMATION



CORPORATE HEADQUARTERS
San Jose, CA 95138

for SALES:
fax: 408-284-2775
www.idt.com