

| Absolute Maximum Ratings(Note 1) |  |
| :---: | :---: |
| Supply Voltage ( $\mathrm{V}_{\mathrm{cc}}$ ) | -0.5 V to +7.0 V |
| DC Switch Voltage ( $\mathrm{V}_{\mathrm{s}}$ ) | -0.5 V to +7.0 V |
| DC Input Voltage ( $\mathrm{V}_{\mathbb{N}}$ ) (Note ${ }^{\text {2) }}$ | -0.5 V to +7.0 V |
| DC Input Diode Current ( $\mathrm{l}_{1 / 2} \mathrm{~V}_{\mathbb{N}}<0 \mathrm{~V}$ | mA |
| DC Output (lout) Sink Current | mA |
|  | +/-100mA |
| Storage Temperature Range ( StsG $_{\text {St }}$ ) | $-65^{\circ} \mathrm{C}$ to +150 |

## Recommended Operating Conditions

| Power Supply Operating $\left(\mathrm{V}_{\mathrm{CC}}\right)$ | 4.0 V to 5.5 V |
| :--- | ---: |
| Input Voltage $\left(\mathrm{V}_{\text {IN }}\right)$ | 0 V to 5.5 V |
| Output Voltage $\left(\mathrm{V}_{\mathrm{OUT}}\right)$ | 0 V to 5.5 V |
| Input Rise and Fall Time $\left(\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}\right)$ |  |
| $\quad$ Switch Control Input | $0 \mathrm{~ns} / \mathrm{V}$ to $5 \mathrm{~ns} / \mathrm{V}$ |
| Switch I/O | $0 \mathrm{~ns} / \mathrm{V}$ to DC |

Free Air Operating Temperature $\left(\mathrm{T}_{\mathrm{A}}\right) \quad-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be perated at these limits. The parametric values defined in the Electrical
Characteristics tables are not guaranteed at the absolute maximum rating
Characteristics tables are not guaranteed at the absolute maximum rating.
The $R$. for actual device operation.
Note 2: The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

## DC Electrical Characteristics

| Symbol | Parameter | $\mathrm{V}_{\mathrm{CC}}$ <br> (V) | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | $\begin{aligned} & \text { Typ } \\ & \text { (Note 3) } \end{aligned}$ | Max |  |  |
| $\mathrm{V}_{\text {IK }}$ | Clamp Diode Voltage | 4.5 |  |  | -1.2 | V | $\mathrm{I}_{\mathrm{IN}}=-18 \mathrm{~mA}$ |
| $\overline{\mathrm{V}_{\mathrm{IH}}}$ | HIGH Level Input Voltage | 4.0-5.5 | 2.0 |  |  | V |  |
| $\mathrm{V}_{\text {IL }}$ | LOW Level Input Voltage | 4.0-5.5 |  |  | 0.8 | V |  |
| $I_{1}$ | Input Leakage Current | 5.5 |  |  | $\pm 1.0$ | $\mu \mathrm{A}$ | $0 \leq \mathrm{V}_{\text {IN }} \leq 5.5 \mathrm{~V}$ |
|  |  | 0 |  |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | OFF-STATE Leakage Current | 5.5 |  |  | $\pm 1.0$ | $\mu \mathrm{A}$ | $0 \leq \mathrm{A}, \mathrm{B} \leq \mathrm{V}_{\mathrm{CC}}$ |
| $\mathrm{R}_{\mathrm{ON}}$ | Switch On Resistance (Note 4) | 4.5 |  | 4 | 7 | $\Omega$ | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}, \mathrm{I}_{\text {IN }}=64 \mathrm{~mA}$ |
|  |  | 4.5 |  | 4 | 7 | $\Omega$ | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{IN}}=30 \mathrm{~mA}$ |
|  |  | 4.5 |  | 8 | 12 | $\Omega$ | $\mathrm{V}_{\mathrm{IN}}=2.4 \mathrm{~V}, \mathrm{I}_{\mathrm{IN}}=15 \mathrm{~mA}$ |
|  |  | 4.0 |  | 14 | 20 | $\Omega$ | $\mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}, \mathrm{I}_{\mathrm{IN}}=15 \mathrm{~mA}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | Quiescent Supply Current | 5.5 |  |  | 3 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ or GND, $\mathrm{I}_{\text {OUT }}=0$ |
| $\Delta \mathrm{I}_{\mathrm{CC}}$ | Increase in I CC per Input | 5.5 |  |  | 2.5 | mA | One input at 3.4 V <br> Other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND |

Note 4: Measured by the voltage drop between A and B pins at the indicated current through the switch. On resistance is determined by the lower of the voltages on the two (A or B) pins.

## AC Electrical Characteristics

| Symbol | Parameter | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{RU}=\mathrm{RD}=500 \Omega \end{gathered}$ |  |  |  | Units | Conditions | Figure No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5-5.5 \mathrm{~V}$ |  | $\mathrm{V}_{\mathrm{Cc}}=4.0 \mathrm{~V}$ |  |  |  |  |
|  |  | Min | Max | Min | Max |  |  |  |
| $\mathrm{t}_{\text {PHL }}, \mathrm{t}_{\text {PLH }}$ | Prop Delay Bus to Bus (Note 5) |  | 0.25 |  | 0.25 | ns | $\mathrm{V}_{1}=$ OPEN | $\begin{gathered} \hline \text { Figures } \\ 1,2 \end{gathered}$ |
| $\mathrm{t}_{\text {PHL }}, \mathrm{t}_{\text {PLH }}$ | Prop Delay S to $\mathrm{A}_{1}$ | 1.5 | 7.0 |  | 7.4 | ns | $\mathrm{V}_{1}=$ OPEN | $\begin{gathered} \hline \text { Figures } \\ 1,2 \end{gathered}$ |
| $\mathrm{t}_{\text {PZL }}, \mathrm{t}_{\text {PZH }}$ | Output Enable Time $S$ to $B_{1}$ or $B_{2}$ | 1.0 | 6.7 |  | 7.0 | ns | $\begin{aligned} & \mathrm{V}_{\mathrm{I}}=7 \mathrm{~V} \text { for } \mathrm{t}_{\mathrm{PZL}} \\ & \mathrm{~V}_{\mathrm{I}}=\text { OPEN for } t_{\mathrm{PZH}} \end{aligned}$ | Figures 1, 2 |
| $\mathrm{t}_{\text {PLZ }}, \mathrm{t}_{\text {PHZ }}$ | Output Disable Time $S$ to $B_{1}$ or $B_{2}$ | 1.0 | 7.5 |  | 7.8 | ns | $\begin{aligned} & \mathrm{V}_{\mathrm{I}}=7 \mathrm{~V} \text { for } \mathrm{t}_{\mathrm{PLZ}} \\ & \mathrm{~V}_{\mathrm{I}}=\text { OPEN for } t_{\mathrm{PHZ}} \end{aligned}$ | Figures 1, 2 |

Note 5: This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On
resistance of the switch and the 50 pF load capacitance, when driven by an ideal voltage source (zero output impedance).
Capacitance (Note 6)

| Symbol | Parameter | Typ | Max | Units | Conditions |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Control Pin Input Capacitance | 3 |  | pF | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |
| $\mathrm{C}_{/ \mathrm{O}}$ | $\mathrm{Input} /$ Output Capacitance | 10 |  | pF | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~S} 0=\mathrm{GND}$ |
| Note $6: \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, Capacitance is characterized but not tested. |  |  |  |  |  |

## AC Loading and Waveforms



Note: Input driven by $50 \Omega$ source terminated in $50 \Omega$
Note: $\mathrm{C}_{\mathrm{L}}$ includes load and stray capacitance
Note: Input PRR $=1.0 \mathrm{MHz}, \mathrm{t}_{\mathrm{W}}=500 \mathrm{~ns}$
FIGURE 1. AC Test Circuit


FIGURE 2. AC Waveforms


Physical Dimensions inches (millimeters) unless otherwise noted (Continued)




DETAIL A
TYPICAL
MTDS6 (REV B)
56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD56

## Technology Description

The Fairchild Switch family derives from and embodies Fairchild's proven switch technology used for several years in its 74LVX3L384 (FST3384) bus switch product.

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.
LIFE SUPPORT POLICY
FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.
www.fairchildsemi.com
