

August 1986 Revised March 2000

DM74LS138 • DM74LS139 Decoder/Demultiplexer

General Description

These Schottky-clamped circuits are designed to be used in high-performance memory-decoding or data-routing applications, requiring very short propagation delay times. In high-performance memory systems these decoders can be used to minimize the effects of system decoding. When used with high-speed memories, the delay times of these decoders are usually less than the typical access time of the memory. This means that the effective system delay introduced by the decoder is negligible.

The DM74LS138 decodes one-of-eight lines, based upon the conditions at the three binary select inputs and the three enable inputs. Two active-low and one active-high enable inputs reduce the need for external gates or inverters when expanding. A 24-line decoder can be implemented with no external inverters, and a 32-line decoder requires only one inverter. An enable input can be used as a data input for demultiplexing applications.

The DM74LS139 comprises two separate two-line-to-four-line decoders in a single package. The active-low enable input can be used as a data line in demultiplexing applications.

All of these decoders/demultiplexers feature fully buffered inputs, presenting only one normalized load to its driving circuit. All inputs are clamped with high-performance Schottky diodes to suppress line-ringing and simplify system design.

Features

- Designed specifically for high speed:
 Memory decoders
 Data transmission systems
- DM74LS138 3-to-8-line decoders incorporates 3 enable inputs to simplify cascading and/or data reception
- DM74LS139 contains two fully independent 2-to-4-line decoders/demultiplexers
- Schottky clamped for high performance
- Typical propagation delay (3 levels of logic)

DM74LS138 21 ns DM74LS139 21 ns

■ Typical power dissipation

DM74LS138 32 mW

DM74LS139 34 mW

Ordering Code:


Order Number	Package Number	Package Description
DM74LS138M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
DM74LS138SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
DM74LS138N	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
DM74LS139M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
DM74LS139SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
DM74LS139N	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide


Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

© 2000 Fairchild Semiconductor Corporation

DS006391

Connection Diagrams





Function Tables

DM74LS138

	Inputs				Outputs							
	Enable Select				- Outputs							
G1	G2 (Note 1)	С	В	Α	YO	Y1	Y2	Υ3	Y4	Y5	Y6	Y7
Х	Н	Х	Х	Х	Н	Н	Н	Н	Н	Н	Н	Н
L	Х	Χ	Χ	Χ	Н	Н	Н	Н	Н	Н	Н	Н
Н	L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н
Н	L	L	L	Н	Н	L	Н	Н	Н	Н	Н	Н
Н	L	L	Н	L	Н	Н	L	Н	Н	Н	Н	Н
Н	L	L	Н	Н	Н	Н	Н	L	Н	Н	Н	Н
Н	L	Н	L	L	Н	Н	Н	Н	L	Н	Н	Н
Н	L	Н	L	Н	Н	Н	Н	Н	Н	L	Н	Н
Н	L	Н	Н	L	Н	Н	Н	Н	Н	Н	L	Н
Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L

DM74LS139


Inputs			Outputs					
Enable	able Select		Outputs					
G	В	Α	Y0	Y1	Y2	Y3		
Н	Х	Χ	Н	Н	Н	Н		
L	L	L	L	Н	Н	Н		
L	L	Н	Н	L	Н	Н		
L	Н	L	Н	Н	L	Н		
L	Н	Н	Н	Н	Н	L		


H = HIGH Level

L = LOW Level X = Don't Care

Note 1: G2 = G2A + G2B

Logic Diagrams





Absolute Maximum Ratings(Note 2)

Storage Temperature Range

Supply Voltage 7V 7V Input Voltage Operating Free Air Temperature Range 0°C to +70°C $-65^{\circ}C$ to $+150^{\circ}C$

Note 2: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

DM74LS138 Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.75	5	5.25	V
V _{IH}	HIGH Level Input Voltage	2			V
V _{IL}	LOW Level Input Voltage			0.8	V
Гон	HIGH Level Output Current			-0.4	mA
I _{OL}	LOW Level Output Current			8	mA
T _A	Free Air Operating Temperature	0		70	°C

DM74LS138 Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 3)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$			-1.5	V
V _{OH}	HIGH Level Output Voltage	$V_{CC} = Min, I_{OH} = Max, V_{IL} = Max, V_{IH} = Min$	2.7	3.4		V
V _{OL}	LOW Level	$V_{CC} = Min, I_{OL} = Max, V_{IL} = Max, V_{IH} = Min$		0.35	0.5	V
	Output Voltage	I _{OL} = 4 mA, V _{CC} = Min		0.25	0.4	V
I	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 7V$			0.1	mA
I _{IH}	HIGH Level Input Current	$V_{CC} = Max, V_I = 2.7V$			20	μΑ
I _{IL}	LOW Level Input Current	$V_{CC} = Max, V_I = 0.4V$			-0.36	mA
los	Short Circuit Output Current	V _{CC} = Max (Note 4)	-20		-100	mA
I _{CC}	Supply Current	V _{CC} = Max (Note 5)		6.3	10	mA

Note 3: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Note 4: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 5: I_{CC} is measured with all outputs enabled and OPEN.

DM74LS138 Switching Characteristics

at $V_{CC}=5V$ and $T_A=25^{\circ}C$

		From (Input)	put) Levels		$R_L = 2 k\Omega$							
Symbol	Parameter	To (Output)	of Delay	C _L = 15 pF		of Delay $C_L = 15 \text{ pF}$ $C_L = 50$		C _L = 15 pF C _L = 50		of Delay $C_L = 15 \text{ pF}$ $C_L =$	50 pF	Units
				Min	Max	Min	Max	İ				
t _{PLH}	Propagation Delay Time LOW-to-HIGH Level Output	Select to Output	2		18		27	ns				
t _{PHL}	Propagation Delay Time HIGH-to-LOW Level Output	Select to Output	2		27		40	ns				
t _{PLH}	Propagation Delay Time LOW-to-HIGH Level Output	Select to Output	3		18		27	ns				
t _{PHL}	Propagation Delay Time HIGH-to-LOW Level Output	Select to Output	3		27		40	ns				
t _{PLH}	Propagation Delay Time LOW-to-HIGH Level Output	Enable to Output	2		18		27	ns				
t _{PHL}	Propagation Delay Time HIGH-to-LOW Level Output	Enable to Output	2		24		40	ns				
t _{PLH}	Propagation Delay Time LOW-to-HIGH Level Output	Enable to Output	3		18		27	ns				
t _{PHL}	Propagation Delay Time HIGH-to-LOW Level Output	Enable to Output	3		28		40	ns				

DM74LS139 Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.75	5	5.25	V
V _{IH}	HIGH Level Input Voltage	2			V
V _{IL}	LOW Level Input Voltage			0.8	V
I _{OH}	HIGH Level Output Current			-0.4	mA
I _{OL}	LOW Level Output Current			8	mA
T _A	Free Air Operating Temperature	0		70	°C

DM74LS139 Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 6)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$			-1.5	V
V _{OH}	HIGH Level	$V_{CC} = Min, I_{OH} = Max,$	2.7	3.4		V
	Output Voltage	$V_{IL} = Max$, $V_{IH} = Min$	2.1	3.4		v
V _{OL}	LOW Level	V _{CC} = Min, I _{OL} = Max		0.35	0.5	
	Output Voltage	$V_{IL} = Max$, $V_{IH} = Min$			0.5	V
		I _{OL} = 4 mA, V _{CC} = Min		0.25	0.4	
II	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 7V$			0.1	mA
I _{IH}	HIGH Level Input Current	$V_{CC} = Max, V_I = 2.7V$			20	μΑ
I _{IL}	LOW Level Input Current	$V_{CC} = Max, V_I = 0.4V$			-0.36	mA
Ios	Short Circuit Output Current	V _{CC} = Max (Note 7)	-20		-100	mA
I _{cc}	Supply Current	V _{CC} = Max (Note 8)		6.8	11	mA

Note 6: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.


Note 7: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 8: $\ensuremath{\text{I}_{\text{CC}}}$ is measured with all outputs enabled and OPEN.


DM74LS139 Switching Characteristics


at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$

		From (Input)					
Symbol	Parameter	To (Output)	C _L = 15 pF		C _L = 50 pF		Units
			Min	Max	Min	Max	
t _{PLH}	Propagation Delay Time LOW-to-HIGH Level Output	Select to Output		18		27	ns
t _{PHL}	Propagation Delay Time HIGH-to-LOW Level Output	Select to Output		27		40	ns
t _{PLH}	Propagation Delay Time LOW-to-HIGH Level Output	Enable to Output		18		27	ns
t _{PHL}	Propagation Delay Time HIGH-to-LOW Level Output	Enable to Output		24		40	ns



5





16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N16E

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com