FAIRCHILD

SEMICONDUCTOR

DM7442A BCD to Decimal Decoder

General Description

These BCD-to-decimal decoders consist of eight inverters and ten, four-input NAND gates. The inverters are connected in pairs to make BCD input data available for decoding by the NAND gates. Full decoding of input logic ensures that all outputs remain off for all invalid (10–15) input conditions.

August 1986 Revised July 2001

Ordering Code:

| Order Number | Package Number | Package Description |
|--------------|----------------|--|
| DM7442AN | N16E | 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide |

Features

Diode clamped inputs

3-line-to-8-line decoders


■ Typical power dissipation 140 mW

Typical propagation delay 17 ns

■ Also for application as 4-line-to-16-line decoders;

■ All outputs are high for invalid input conditions

Connection Diagram




www.fairchildsemi.com

DM7442A

Function Table

| No. | BCD Input | | | Decimal Output | | | | | | | | | | |
|-----|-----------|---|---|----------------|---|---|---|---|---|---|---|---|---|---|
| | D | С | В | Α | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 |
| 0 | L | L | L | L | L | Н | Н | Н | Н | Н | Н | Н | Н | Н |
| 1 | L | L | L | н | н | L | н | н | н | н | н | н | н | Н |
| 2 | L | L | н | L | н | н | L | н | н | н | н | н | н | Н |
| 3 | L | L | н | н | н | н | н | L | н | н | н | н | н | Н |
| 4 | L | н | L | L | н | н | н | Н | L | Н | Н | Н | Н | Н |
| 5 | L | Н | L | Н | н | Н | Н | Н | Н | L | Н | Н | Н | Н |
| 6 | L | н | н | L | н | н | н | н | н | н | L | н | н | н |
| 7 | L | н | н | н | н | н | н | н | н | н | н | L | н | н |
| 8 | н | L | L | L | н | н | н | н | н | н | н | н | L | F |
| 9 | н | L | L | н | н | н | н | н | н | н | н | н | н | L |
| I | Н | L | Н | L | Н | Н | Н | Н | Н | Н | Н | Н | Н | F |
| Ν | н | L | н | н | н | н | н | н | н | н | н | н | н | н |
| V | н | н | L | L | н | н | н | н | н | н | н | н | н | н |
| А | н | Н | L | н | н | н | н | н | Н | н | н | н | н | н |
| L | н | н | н | L | н | н | н | н | н | н | н | н | н | н |
| Т | н | н | н | н | н | н | н | Н | н | Н | Н | Н | Н | н |
| D | | | | | | | | | | | | | | |

H = HIGH Level L = LOW Level



www.fairchildsemi.com

Absolute Maximum Ratings(Note 1)

| Supply Voltage | 7V |
|--------------------------------------|--------------------------------|
| Input Voltage | 5.5V |
| Operating Free Air Temperature Range | $0^{\circ}C$ to $+70^{\circ}C$ |
| Storage Temperature Range | -65°C to +150°C |

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

DM7442A

Recommended Operating Conditions

| Symbol | Parameter | Min | Nom | Max | Units |
|-----------------|--------------------------------|------|-----|------|-------|
| V _{CC} | Supply Voltage | 4.75 | 5 | 5.25 | V |
| V _{IH} | HIGH Level Input Voltage | 2 | | | V |
| V _{IL} | LOW Level Input Voltage | | | 0.8 | V |
| I _{ОН} | HIGH Level Output Current | | | -0.8 | mA |
| I _{OL} | LOW Level Output Current | | | 16 | mA |
| T _A | Free Air Operating Temperature | 0 | | 70 | °C |

Electrical Characteristics


over recommended operating free air temperature range (unless otherwise noted)

| Symbol | Parameter | Conditions | Min | Typ (Note 2) | Max | Units |
|-----------------|-----------------------------------|--|-----|-----------------|------|-------|
| VI | Input Clamp Voltage | $V_{CC} = Min, I_I = -12 mA$ | | | -1.5 | V |
| V _{OH} | HIGH Level Output Voltage | $V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$ | 2.4 | 3.4 | | V |
| V _{OL} | LOW Level Output Voltage | $V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max$ | | 0.2 | 0.4 | V |
| l _l | Input Current @ Max Input Voltage | $V_{CC} = Max, V_I = 5.5V$ | | | 1 | mA |
| I _{IH} | HIGH Level Input Current | $V_{CC} = Max, V_I = 2.4V$ | | | 40 | μA |
| IIL | LOW Level Input Current | $V_{CC} = Max, V_I = 0.4V$ | | | -1.6 | mA |
| I _{OS} | Short Circuit Output Current | V _{CC} = Max (Note 3) | -18 | | -55 | mA |
| Icc | Supply Current | V _{CC} = Max (Note 4) | | 28 | 56 | mA |

Note 2: All typicals are at V_{CC} = 5V, T_A = 25^{\circ}C.

Note 3: Not more than one output should be shorted at a time.

| Symbol | 5V and T _A = 25°C Parameter | Conditions | Min | Max | Uni |
|------------------|---|------------------------|-----|-----|-----|
| t _{PHL} | Propagation Delay Time | C _L = 15 pF | | | |
| | HIGH-to-LOW Level Output | $R_L = 400\Omega$ | | 05 | |
| | from A, B, C or D through | | | 25 | ns |
| | 2 Levels of Logic | | | | |
| t _{PHL} | Propagation Delay Time | | | | |
| | HIGH-to-LOW Level Output | | | 00 | |
| | from A, B, C or D through | | | 30 | ns |
| | 3 Levels of Logic | | | | |
| t _{PLH} | Propagation Delay Time | | | | |
| | LOW-to-HIGH Level Output | | | 25 | ns |
| | from A, B, C or D through | | | 25 | TR: |
| | 2 Levels of Logic | | | | |
| t _{PLH} | Propagation Delay Time | | | | |
| | LOW-to-HIGH Level Output | | | 30 | |
| | from A, B, C or D through | | | 30 | ns |
| | 3 Levels of Logic | | | | |



www.fairchildsemi.com

4